Patents Assigned to Avalanche Technology, Inc.
-
Patent number: 11854591Abstract: The present invention is directed to a nonvolatile memory device that includes one or more memory sectors and a read circuit for sensing the resistance state of a magnetic memory cell in the memory sectors. The read circuit includes first and second input nodes; a sense amplifier having first and second input terminals; a reference resistor connected to the first input node at one end and the first input terminal at the other end; a multiplexer having a first input, a second input, and an output, with the first input being connected to the second input node and the output being connected to the second input terminal; a first target resistor and an offset resistor connected in series between the second input node and the second input; and first and second current sources connected to the first and second input terminals, respectively.Type: GrantFiled: December 21, 2021Date of Patent: December 26, 2023Assignee: Avalanche Technology, Inc.Inventors: Thinh Tran, Ebrahim Abedifard
-
Patent number: 11848039Abstract: The present invention is directed to a magnetic memory cell including a magnetic tunnel junction (MTJ) memory element and a two-terminal bidirectional selector coupled in series between two conductive lines. The MTJ memory element includes a magnetic free layer; a magnetic reference layer; and an insulating tunnel junction layer interposed therebetween. The two-terminal bidirectional selector includes a bottom electrode; a top electrode; a load-resistance layer interposed between the bottom and top electrodes and comprising a first tantalum oxide; a first volatile switching layer interposed between the bottom and top electrodes and comprising a metal dopant and a second tantalum oxide that has a higher oxygen content than the first tantalum oxide; and a second volatile switching layer in contact with the first volatile switching layer and comprising a third tantalum oxide that has a higher oxygen content than the first tantalum oxide.Type: GrantFiled: April 10, 2021Date of Patent: December 19, 2023Assignee: Avalanche Technology, Inc.Inventors: Zhiqiang Wei, Kimihiro Satoh, Woojin Kim, Zihui Wang
-
Patent number: 11785784Abstract: The present invention is directed to a perpendicular magnetic structure including a seed layer structure that includes a first seed layer comprising a metal element and oxygen, and a second seed layer formed on top of the first seed layer and comprising chromium. The metal element is one of titanium, tantalum, or magnesium. The perpendicular magnetic structure further includes a magnetic fixed layer structure formed on top of the seed layer structure and having an invariable magnetization direction substantially perpendicular to a layer plane of the magnetic fixed layer structure. The magnetic fixed layer structure includes layers of a magnetic material interleaved with layers of a transition metal. The magnetic material includes cobalt. The transition metal is one of nickel, platinum, palladium, or iridium.Type: GrantFiled: May 24, 2022Date of Patent: October 10, 2023Assignee: Avalanche Technology, Inc.Inventors: Zihui Wang, Yiming Huai
-
Patent number: 11758822Abstract: The present invention is directed to a magnetic memory element including a magnetic free layer structure incorporating two magnetic free layers separated by a perpendicular enhancement layer (PEL) and having a variable magnetization direction substantially perpendicular to layer planes thereof; an insulating tunnel junction layer formed adjacent to the magnetic free layer structure; a magnetic reference layer structure formed adjacent to the insulating tunnel junction layer opposite the magnetic free layer structure; an anti-ferromagnetic coupling layer formed adjacent to the magnetic reference layer structure; and a magnetic fixed layer formed adjacent to the anti-ferromagnetic coupling layer. The magnetic reference layer structure includes first, second, and third magnetic reference layers separated by two PELs and having a first invariable magnetization direction substantially perpendicular to layer planes thereof.Type: GrantFiled: July 22, 2022Date of Patent: September 12, 2023Assignee: Avalanche Technology, Inc.Inventors: Zihui Wang, Yiming Huai
-
Patent number: 11678586Abstract: A spin-transfer torque magnetic random access memory (STTMRAM) element employed to store a state based on the magnetic orientation of a free layer, the STTMRAM element is made of a first perpendicular free layer (PFL) including a first perpendicular enhancement layer (PEL). The first PFL is formed on top of a seed layer. The STTMRAM element further includes a barrier layer formed on top of the first PFL and a second perpendicular reference layer (PRL) that has a second PEL. The second PRL is formed on top of the barrier layer. The STTMRAM element further includes a capping layer that is formed on top of the second PRL.Type: GrantFiled: January 9, 2013Date of Patent: June 13, 2023Assignee: Avalanche Technology, Inc.Inventors: Yiming Huai, Yuchen Zhou, Jing Zhang, Roger Klas Malmhall, Ioan Tudosa, Rajiv Yadav Ranjan
-
Patent number: 11610616Abstract: The present invention is directed to a nonvolatile memory device including a plurality of memory cells arranged in rows and columns, a plurality of word lines with each connected to a respective row of the memory cells along a row direction, a plurality of bit lines with each connected to a respective column of the memory cells along a column direction; a column decoder connected to the bit lines; a plurality of sense amplifiers connected to the column decoder; and a plurality of sense amplifier control circuits. Each of the sense amplifiers is connected to a unique one of the sense amplifier control circuits. Each of the sense amplifier control circuits includes a current detector circuit for detecting a sensing current, a current booster circuit for boosting the sensing current, and a timer circuit for providing a delayed trigger for a respective one of the sense amplifiers connected thereto.Type: GrantFiled: June 12, 2020Date of Patent: March 21, 2023Assignee: Avalanche Technology, Inc.Inventor: Dean K. Nobunaga
-
Patent number: 11538857Abstract: The present invention is directed to a magnetic memory cell including a magnetic tunnel junction (MTJ) memory element and a two-terminal bidirectional selector coupled in series between two conductive lines. The MTJ memory element includes a magnetic free layer, a magnetic reference layer, and an insulating tunnel junction layer interposed therebetween. The two-terminal bidirectional selector includes bottom and top electrodes, first and third volatile switching layers interposed between the bottom and top electrodes, and a second volatile switching layer interposed between the first and third volatile switching layers. The bottom and top electrodes each independently include one of titanium nitride or iridium. The first and third volatile switching layers each include tantalum oxide and silver. The second volatile switching layer includes hafnium oxide and has a higher electrical resistance than the first and third volatile switching layers.Type: GrantFiled: April 1, 2020Date of Patent: December 27, 2022Assignee: Avalanche Technology, Inc.Inventors: Zhiqiang Wei, Hongxin Yang
-
Patent number: 11417836Abstract: The present invention is directed to a magnetic memory element including a magnetic free layer structure incorporating three magnetic free layers separated by two perpendicular enhancement layers (PELs) and having a variable magnetization direction substantially perpendicular to layer planes thereof; an insulating tunnel junction layer formed adjacent to the magnetic free layer structure; a first magnetic reference layer formed adjacent to the insulating tunnel junction layer opposite the magnetic free layer structure; a second magnetic reference layer separated from the first magnetic reference layer by a third perpendicular enhancement layer; an anti-ferromagnetic coupling layer formed adjacent to the second magnetic reference layer; and a magnetic fixed layer formed adjacent to the anti-ferromagnetic coupling layer. The first and second magnetic reference layers have a first invariable magnetization direction substantially perpendicular to layer planes thereof.Type: GrantFiled: January 23, 2021Date of Patent: August 16, 2022Assignee: Avalanche Technology, Inc.Inventors: Yiming Huai, Zihui Wang
-
Patent number: 11348971Abstract: The present invention is directed to a perpendicular magnetic structure comprising a first seed layer including tantalum, a second seed layer deposited on top of the first seed layer and including iridium, a third seed layer deposited on top of the second seed layer, and a fourth seed layer deposited on top of the third seed layer and including chromium. The third seed layer includes one of NiFe, NiFeB, NiFeCr, CoFeB, CoFeTa, CoFeW, CoFeMo, CoFeTaB, CoFeWB, or CoFeMoB. The perpendicular magnetic structure further includes a magnetic fixed layer structure formed on top of the fourth seed layer and having an invariable magnetization direction substantially perpendicular to a layer plane of the magnetic fixed layer structure. The magnetic fixed layer structure includes layers of a magnetic material interleaved with layers of a transition metal. The magnetic material includes cobalt. The transition metal includes one of nickel, platinum, palladium, or iridium.Type: GrantFiled: February 13, 2021Date of Patent: May 31, 2022Assignee: Avalanche Technology, Inc.Inventors: Zihui Wang, Yiming Huai
-
Patent number: 11289142Abstract: The present invention is directed to a nonvolatile memory device including a plurality of memory slices, each memory slice including one or more memory sectors and a read circuit for sensing the resistance state of a magnetic memory cell in the memory sectors. The read circuit includes a first input node through which a reference current passes; a second input node through which a read current from the memory sectors passes; a sense amplifier configured to compare input voltages and having first and second input terminals; a reference resistor connected to the first input node at one end and the first input terminal at the other end; a variable current source connected to the reference resistor at one end and ground at the other end; and a second current source connected to the second input node at one end and ground at the other end.Type: GrantFiled: October 7, 2020Date of Patent: March 29, 2022Assignee: Avalanche Technology, Inc.Inventors: Thinh Tran, Ebrahim Abedifard
-
Patent number: 11211107Abstract: The present invention is directed to a nonvolatile memory device that includes a plurality of memory slices, each memory slice including one or more memory sectors and a read circuit for sensing the resistance state of a magnetic memory cell in the memory sectors. The read circuit includes first and second input nodes; a sense amplifier having first and second input terminals; a first target resistor and a balancing resistor connected in series between the first input node and the first input terminal; a multiplexer having a first input, a second input, and an output, with the first input being connected to the second input node and the output being connected to the second input terminal; a second target resistor and an offset resistor connected in series between the second input node and the second input; and first and second current sources connected to the first and second input terminals, respectively.Type: GrantFiled: September 24, 2020Date of Patent: December 28, 2021Assignee: Avalanche Technology, Inc.Inventors: Thinh Tran, Ebrahim Abedifard
-
Patent number: 11127787Abstract: The present invention is directed to a memory cell that includes a magnetic tunnel junction (MTJ) memory element and a two-terminal selector element coupled in series. The MTJ memory element includes a magnetic free layer structure and a magnetic reference layer structure with an insulating tunnel junction layer interposed therebetween. The magnetic reference layer structure includes one or more magnetic reference layers having a first invariable magnetization direction substantially perpendicular to layer planes thereof. The two-terminal selector element includes a first inert electrode and a second inert electrode with a volatile switching layer interposed therebetween; a first active electrode formed adjacent to the first inert electrode; and a second active electrode formed adjacent to the second inert electrode. The volatile switching layer includes at least one conductor layer interleaved with insulating layers.Type: GrantFiled: February 18, 2020Date of Patent: September 21, 2021Assignee: Avalanche Technology, Inc.Inventors: Hongxin Yang, Bing K. Yen, Jing Zhang
-
Patent number: 11127782Abstract: The present invention is directed to a memory cell array comprising an array of magnetic memory elements arranged in rows and columns; a plurality of electrodes, each of which is formed adjacent to a respective one of the array of magnetic memory elements; a plurality of first conductive lines, each of which is connected to a respective row of the array of magnetic memory elements along a row direction; and a plurality of composite lines. Each composite line includes a volatile switching layer connected to a respective column of the plurality of electrodes along a column direction; an electrode layer formed adjacent to the volatile switching layer; and a second conductive line formed adjacent to the electrode layer. The dimension of the volatile switching layer may be substantially larger than the size of the magnetic memory element along the row direction.Type: GrantFiled: June 29, 2018Date of Patent: September 21, 2021Assignee: Avalanche Technology, Inc.Inventors: Hongxin Yang, Bing K. Yen
-
Patent number: 10950659Abstract: The present invention is directed to a perpendicular magnetic structure including a first seed layer comprising a first transition metal and nitrogen, a second seed layer deposited on top of the first seed layer, and a third seed layer deposited on top of the second seed layer. One of the second and third seed layers comprises cobalt, iron, and boron. The other one of the second and third seed layers comprises chromium. The perpendicular magnetic structure further includes a magnetic fixed layer structure formed on top of the third seed layer and having an invariable magnetization direction substantially perpendicular to a layer plane of the magnetic fixed layer structure. The magnetic fixed layer structure includes layers of a magnetic material interleaved with layers of a second transition metal. The first transition metal is titanium or tantalum. The second transition metal is one of nickel, platinum, palladium, or iridium.Type: GrantFiled: June 16, 2020Date of Patent: March 16, 2021Assignee: Avalanche Technology, Inc.Inventors: Zihui Wang, Yiming Huai
-
Patent number: 10936327Abstract: The present invention is directed to a method for booting a system-on-chip (SoC) including the steps of directly executing a boot software from an on-chip magnetic random access memory (MRAM) residing on a same semiconductor as the SoC; directly executing an operating system software from an external MRAM by the SoC without loading the operating system into a volatile memory; and directly executing an application software from the external MRAM by the SoC, wherein the external MRAM is coupled to the SoC and is configured for storing the operating system software and the application software.Type: GrantFiled: March 3, 2020Date of Patent: March 2, 2021Assignee: Avalanche Technology, Inc.Inventors: Ngon Van Le, Ravishankar Tadepalli
-
Patent number: 10910555Abstract: The present invention is directed to a magnetic memory element including a magnetic free layer structure incorporating three magnetic free layers separated by two perpendicular enhancement layers (PELs) and having a variable magnetization direction substantially perpendicular to layer planes thereof; an insulating tunnel junction layer formed adjacent to the magnetic free layer structure; a first magnetic reference layer formed adjacent to the insulating tunnel junction layer opposite the magnetic free layer structure; a second magnetic reference layer separated from the first magnetic reference layer by a third perpendicular enhancement layer; an anti-ferromagnetic coupling layer formed adjacent to the second magnetic reference layer; and a magnetic fixed layer formed adjacent to the anti-ferromagnetic coupling layer. The first and second magnetic reference layers have a first invariable magnetization direction substantially perpendicular to layer planes thereof.Type: GrantFiled: March 26, 2020Date of Patent: February 2, 2021Assignee: Avalanche Technology, Inc.Inventors: Zihui Wang, Xiaojie Hao, Longqian Hu, Yiming Huai
-
Patent number: 10838623Abstract: A non-volatile memory device configured to emulate DRAM interface comprising a memory array that includes a plurality of magnetic memory cells organized into rows and columns with at least one row of the magnetic memory cells comprising one or more pages that store data during a burst write operation; a control circuit operable to initiate the burst write operation that writes the data to the memory array while spanning multiple clock cycles; an encoder operable to encode the data to be written to the memory array; and a decoder coupled to the memory array and operable to check and correct the data previously encoded by the encoder and saved in the memory array.Type: GrantFiled: April 12, 2019Date of Patent: November 17, 2020Assignee: Avalanche Technology, Inc.Inventor: Siamack Nemazie
-
Patent number: 10832751Abstract: The present invention is directed to a memory circuitry that includes a magnetic memory element and a selector coupled in series between a first conductive line and a second conductive line; a current detector coupled to the second conductive line; and a means for supplying a sufficiently high voltage to the first conductive line for turning on the selector. When the selector turns on, the current detector detects a current flowing across the selector and effectuates a current limiter to reduce the current while maintaining the selector on. The memory circuitry may be operated by applying a sufficiently high voltage to the first conductive line for turning on the selector; reducing a current flowing through the selector while maintaining the sufficiently high voltage on the first conductive line; and determining a resistance state of the magnetic memory element.Type: GrantFiled: October 31, 2018Date of Patent: November 10, 2020Assignee: Avalanche Technology, Inc.Inventors: Dean K. Nobunaga, Ebrahim Abedifard
-
Patent number: 10818330Abstract: The present invention is directed a method for programming multiple memory cells connected to a common word line to different resistance regimes. Each cell includes a bipolar switching memory element and an access transistor coupled in series between first and second conductive lines. The memory element and access transistor are disposed adjacent to the first and second conductive lines, respectively. The method includes the steps of applying a first voltage to the common word line to program a first group of memory cells to a first resistance regime; and after the first group of memory cells is programmed to the first resistance regime, programming a second group of memory cells to a second resistance regime by raising the potential of second conductive lines connected to the first group of memory cells to a second voltage and raising the first voltage of the common word line to a third voltage.Type: GrantFiled: January 31, 2019Date of Patent: October 27, 2020Assignee: Avalanche Technology, Inc.Inventors: Thinh Tran, Mourad El Baraji
-
Patent number: 10818731Abstract: The present invention is directed to a memory array including one or more memory layers, each of which includes a first plurality of memory cells and a second plurality of memory cells arranged in alternated odd and even columns, respectively; multiple odd horizontal lines with each connected to a respective odd column of the first plurality of memory cells; multiple even horizontal lines with each connected to a respective even column of the second plurality of memory cells; multiple transverse lines with each connected to one of the first plurality of memory cells and a respective one of the second plurality of memory cells disposed adjacent thereto along a row direction; and multiple vertical lines with each connected to a respective one of the multiple transverse lines. The odd horizontal lines collectively form fingers of a first comb structure and the even horizontal lines collectively form fingers of a second comb structure.Type: GrantFiled: June 19, 2019Date of Patent: October 27, 2020Assignee: Avalanche Technology, Inc.Inventor: Kimihiro Satoh