Patents Assigned to Chartered Semiconductor Manufacturing Ltd.
-
Publication number: 20090057664Abstract: A testing structure, and method of using the testing structure, where the testing structure comprised of at least one of eight test structures that exhibits a discernable defect characteristic upon voltage contrast scanning when it has at least one predetermined structural defect. The eight test structures being: 1) having an Active Area (AA)/P-N junction leakage; 2) having an isolation region to ground; 3) having an AA/P-N junction and isolation region; 4) having a gate dielectric leakage and gate to isolation region to ground; 5) having a gate dielectric leakage through AA/P-N junction to ground leakage; 6) having a gate dielectric to ground and gate/ one side isolation region leakage to ground; 7) having an oversized gate dielectric through AA/P-N junction to ground leakage; and 8) having an AA/P-N junction leakage gate dielectric leakage.Type: ApplicationFiled: August 28, 2007Publication date: March 5, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Victor Seng Keong LIM, Jeffrey LAM
-
Publication number: 20090039388Abstract: An integrated circuit system that includes: providing a PFET device including a PFET gate and a PFET gate dielectric; forming a source/drain extension from a first epitaxial layer aligned to a first PFET gate sidewall spacer; and forming a source/drain from a second epitaxial layer aligned to a second PFET gate sidewall spacer.Type: ApplicationFiled: August 7, 2007Publication date: February 12, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Lee Wee Teo, Yung Fu Chong, Elgin Kiok Boone Quek, Alain Chan
-
Patent number: 7488687Abstract: Methods of forming electrical interconnect structures include forming a dielectric layer on a semiconductor substrate and forming a hard mask layer on the dielectric layer. A photoresist layer is patterned on an upper surface of the hard mask layer. This patterned photoresist layer is used as an etching mask during a step to selectively etch the hard mask layer and define an opening therein. This opening exposes the first dielectric layer. The patterned photoresist layer is then stripped from the hard mask layer using an ashing process that exposes the upper surface of the hard mask layer. Following this ashing process, a portion of the first dielectric layer extending opposite the opening is selectively etched using the hard mask layer as an etching mask. During this selective etching step, polymer residues are accumulated directly on the upper surface of the hard mask layer.Type: GrantFiled: September 12, 2006Date of Patent: February 10, 2009Assignees: Samsung Electronics Co., Ltd., Chartered Semiconductor Manufacturing, Ltd., International Business Machines CorporationInventors: Wan Jae Park, Jae Hak Kim, Tong Qing Chen, Yi-hsiung Lin
-
Patent number: 7488662Abstract: A structure and a process for a self-aligned vertical PNP transistor for high performance SiGe CBiCMOS process. Embodiments include SiGe CBiCMOS with high-performance SiGe NPN transistors and PNP transistors. As the PNP transistors and NPN transistors contained different types of impurity profile, they need separate lithography and doping step for each transistor. The process is easy to integrate with existing CMOS process to save manufacturing time and cost. As plug-in module, fully integration with SiGe BiCMOS processes. High doping Polysilicon Emitter can increase hole injection efficiency from emitter to base, reduce emitter resistor, and form very shallow EB junction. Self-aligned N+ base implant can reduce base resistor and parasitical EB capacitor. Very low collector resistor benefits from BP layer. PNP transistor can be Isolated from other CMOS and NPN devices by BNwell, Nwell and BN+ junction.Type: GrantFiled: December 13, 2005Date of Patent: February 10, 2009Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventors: Shaoqiang Zhang, Purakh Raj Verma, Sanford Chu
-
Patent number: 7485524Abstract: The present invention relates to improved metal-oxide-semiconductor field effect transistor (MOSFET) devices comprising source and drain (S/D) regions having slanted upper surfaces with respect to a substrate surface. Such S/D regions may comprise semiconductor structures that are epitaxially grown in surface recesses in a semiconductor substrate. The surface recesses preferable each has a bottom surface that is parallel to the substrate surface, which is oriented along one of a first set of equivalent crystal planes, and one or more sidewall surfaces that are oriented along a second, different set of equivalent crystal planes. The slanted upper surfaces of the S/D regions function to improve the stress profile in the channel region as well as to reduce contact resistance of the MOSFET. Such S/D regions with slanted upper surfaces can be readily formed by crystallographic etching of the semiconductor substrate, followed by epitaxial growth of a semiconductor material.Type: GrantFiled: June 21, 2006Date of Patent: February 3, 2009Assignees: International Business Machines Corporation, Chartered Semiconductor Manufacturing Ltd.Inventors: Zhijiong Luo, Yung F. Chong, Judson R. Holt, Zhao Lun, Huilong Zhu
-
Patent number: 7487064Abstract: A method that uses a goodness of fit test/measurement (e.g., correction coefficient) for process control of a test parameter (e.g., resistance). At least the minimum number of test values required to calculate a goodness of fit test is obtained. A curve is fitted for the test parameters values and the independent variable(s). A goodness of fit measurement/test (e.g., correlation coefficient) is calculated for the curve and data. The goodness of fit measurement value is used for process control. Control limits can be established on the goodness of fit measurement values. The use of the goodness of fit test is a sensitive test that can used to control processes with low level defects or small fluctuations.Type: GrantFiled: July 18, 2003Date of Patent: February 3, 2009Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventor: Sheldon C. P. Lim
-
Publication number: 20090026549Abstract: An example process to remove spacers from the gate of a NMOS transistor. A stress creating layer is formed over the NMOS and PMOS transistors and the substrate. In an embodiment, the spacers on gate are removed so that stress layer is closer to the channel of the device. The stress creating layer is preferably a tensile nitride layer. The stress creating layer is preferably a contact etch stop liner layer. In an embodiment, the gates, source and drain region have a silicide layer thereover before the stress creating layer is formed. The embodiment improves the performance of the NMOS transistors.Type: ApplicationFiled: September 30, 2008Publication date: January 29, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Young Way TEH, Yong Meng LEE, Chung Woh LAI, Wenhe LIN, Khee Yong LIM, Wee Leng TAN, John SUDIJONO, Hui Peng KOH, Liang Choo HSIA
-
Publication number: 20090026568Abstract: An optical color sensor system is provided including providing a substrate having an optical sensor therein and forming a passivation layer over the substrate. The passivation layer is planarized and color filters are formed over the passivation layer. A planar transparent layer is formed over the color filters and microlenses are formed on the planar transparent layer over the color filters.Type: ApplicationFiled: September 30, 2008Publication date: January 29, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Guy Eristoff, Kian Siong Ang, Sung Woon Choo, Hao Wang
-
Publication number: 20090023280Abstract: Structures and methods of fabricating of a floating gate non-volatile memory device. In a first example embodiment, We form a bottom tunnel layer comprised of a lower oxide tunnel layer and a upper hafnium oxide tunnel layer; a charge storage layer comprised of a tantalum oxide and a top blocking layer preferably comprised of a lower hafnium oxide storage layer and an upper oxide storage layer. We form a gate electrode over the top blocking layer. We pattern the layers to form a gate structure and form source/drain regions to complete the memory device. In a second example embodiment, we form a floating gate non-volatile memory device comprised of: a bottom tunnel layer comprised essentially of silicon oxide; a charge storage layer comprised of a tantalum oxide; a top blocking layer comprised essentially of silicon oxide; and a gate electrode. The embodiments also comprise anneals and nitridation steps.Type: ApplicationFiled: October 1, 2008Publication date: January 22, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Chew-Hoe ANG, Dong Kyun SOHN, Liang Choo HSIA
-
Publication number: 20090021292Abstract: The present invention relates to integrated circuits. In particular, it relates to an IC comprising a receiving stage for receiving an input signal, an output stage for generating an output signal having a larger voltage range than the input signal and a level shifter. Embodiments of the invention provide a structure and a method for fabricating the IC wherein the level shifter is incorporated within the IC to improve reliability of the IC.Type: ApplicationFiled: July 18, 2008Publication date: January 22, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Hung Chang YU, Fei XU, Liang Choo HSIA
-
Patent number: 7479425Abstract: Structures and methods of fabricating of a floating gate non-volatile memory device. In a first example embodiment, We form a bottom tunnel layer comprised of a lower oxide tunnel layer and a upper hafnium oxide tunnel layer; a charge storage layer comprised of a tantalum oxide and a top blocking layer preferably comprised of a lower hafnium oxide storage layer and an upper oxide storage layer. We form a gate electrode over the top blocking layer. We pattern the layers to form a gate structure and form source/drain regions to complete the memory device. In a second example embodiment, we form a floating gate non-volatile memory device comprised of: a bottom tunnel layer comprised essentially of silicon oxide; a charge storage layer comprised of a tantalum oxide; a top blocking layer comprised essentially of silicon oxide; and a gate electrode. The embodiments also comprise anneals and nitridation steps.Type: GrantFiled: January 20, 2005Date of Patent: January 20, 2009Assignee: Chartered Semiconductor Manufacturing, LtdInventors: Chew Hoe Ang, Dong Kyun Sohn, Liang Choo Hsia
-
Publication number: 20090014543Abstract: A system for manufacturing an integrated circuit system having a substrate with a integrated circuit device. A first pad is formed on the substrate and connected to the integrated circuit device. A first dielectric layer is formed over the substrate and the first pad, with the first dielectric layer having an opening provided therein exposing the first pad. An upper redistribution layer is formed over the first dielectric layer. A portion of the upper redistribution layer is formed into an antenna with the antenna connected to the first pad. A second dielectric layer is formed over the first dielectric layer and over the antenna.Type: ApplicationFiled: September 22, 2008Publication date: January 15, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: David Yeo, Victor Tan, Marvin Lo, Kai Keong Cheong, Stanley Bay, Anthony Yong
-
Publication number: 20090014883Abstract: An integrated circuit system comprised by forming a first region, a second region and a third region within a dielectric over a substrate. The first region includes tungsten plugs. The second region is formed adjacent at least a portion of the perimeter of the first region and the third region is formed between the first region and the second region. An opening is formed in the third region and a material is deposited within the opening for preventing erosion of the first region.Type: ApplicationFiled: September 23, 2008Publication date: January 15, 2009Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Dong Sheng Liu, Cing Gie Lim, Subbiah Chettiar Mahadevan, Feng Chen
-
Publication number: 20090014807Abstract: Dual stress liners for CMOS applications are provided. The dual stress liners can be formed from silicon nitride having a first portion for inducing a first stress and a second portion for inducing a second stress. An interface between the first and second stress portions is self-aligned and co-planar. To produce a co-planar self-aligned interface, polishing, for example, mechanical chemical polishing is used.Type: ApplicationFiled: July 13, 2007Publication date: January 15, 2009Applicants: Chartered Semiconductor Manufacturing, Ltd., Samsung Electronics Co., Ltd, International Business Machines Corporation, Infineon Technologies AGInventors: Teck Jung TANG, Dae Kwon Kang, Sunfei Fang, Tae Hoon Lee, Scott D. Allen, Fang Chen, Frank Huebinger, Jun Jung Kim, Jae Eun Park
-
Publication number: 20080315317Abstract: A semiconductor system is provided including providing a semiconductor substrate; forming PMOS and NMOS transistors in and on the semiconductor substrate; forming a tensile strained layer on the semiconductor substrate; and relaxing the tensile strained layer around the PMOS transistor.Type: ApplicationFiled: June 22, 2007Publication date: December 25, 2008Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Chung Woh Lai, Yong Meng Lee, Wenhe Lin, Khee Yong Lim, Young Way Teh, Wee Leng Tan, Hui Peng Koh, John Sudijono, Liang-Choo Hsia
-
Patent number: 7459388Abstract: Methods of forming interconnect structures include forming a first metal wiring pattern on a first dielectric layer and forming a capping layer (e.g., SiCN layer) on the first copper wiring pattern. An adhesion layer is deposited on the capping layer, using a first source gas containing octamethylcyclotetrasilane (OMCTS) at a volumetric flow rate in a range from about 500 sccm to about 700 sccm and a second gas containing helium at a volumetric flow rate in a range from about 1000 to about 3000 sccm. The goal of the deposition step is to achieve an adhesion layer having an internal compressive stress of greater than about 150 MPa therein, so that the adhesion layer is less susceptible to etching/cleaning damage and moisture absorption during back-end processing steps. Additional dielectric and metal layers are then deposited on the adhesion layer.Type: GrantFiled: September 6, 2006Date of Patent: December 2, 2008Assignees: Samsung Electronics Co., Ltd., Chartered Semiconductor Manufacturing, Ltd., International Business Machines CorporationInventors: Jaehak Kim, Darryl D. Restaino, Johnny Widodo
-
Publication number: 20080284553Abstract: Embodiments of the invention provide a transformer comprising: a first coil element having a transverse axis along a transverse direction, the first coil element having p turns where p is greater than or equal to 1; and a second coil element having a transverse axis generally parallel to the transverse axis of the first coil element, the second coil element having n turns, where n is greater than or equal to 5 p; wherein the first and second coil elements are arranged to provide electromagnetic coupling between the coil elements along a portion of a length of the second coil element in both a transverse direction parallel to the transverse axes and a lateral direction, wherein the lateral direction is a direction normal to the transverse axes.Type: ApplicationFiled: July 19, 2007Publication date: November 20, 2008Applicants: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD., NANYANG TECHNOLOGICAL UNIVERSITYInventors: Chee Chong LIM, Kok Wai CHEW, Kiat Seng YEO, Suh Fei LIM, Manh Anh DO, Lap CHAN
-
Publication number: 20080284552Abstract: An integrated transformer structure includes a first coil element associated with a transverse axis, the first coil element having at least one turn. The first coil element includes a first portion provided on a first lateral level, and a second portion provided on a second lateral level. The first and second lateral levels being mutually spaced apart along said transverse axis. The first and second portions being displaced laterally from said axis by different respective distances. At least one crossover portion of the first coil element, in which the first coil element being configured to provide a conducting path through at least a portion of the first portion of the first coil element to the crossover portion, through the crossover portion and subsequently through at least a portion of the second portion of the first coil element, in which any change of flow direction along said path is less than 90° in a lateral direction.Type: ApplicationFiled: May 18, 2007Publication date: November 20, 2008Applicants: Chartered Semiconductor Manufacturing, Ltd., Nanyang Technological UniversityInventors: Chee Chong Lim, Kok Wai Chew, Kiat Seng Yeo, Suh Fei Lim, Manh Anh Do, Lap Chan
-
Patent number: 7452808Abstract: A semiconductor chip having an exposed metal terminating pad thereover, and a separate substrate having a corresponding exposed metal bump thereover are provided. A conducting polymer plug is formed over the exposed metal terminating pad. A conforming interface layer is formed over the conducting polymer plug. The conducting polymer plug of the semiconductor chip is aligned with the corresponding metal bump. The conforming interface layer over the conducting polymer plug is mated with the corresponding metal bump. The conforming interface layer is thermally decomposed, adhering and permanently attaching the conducting polymer plug with the corresponding metal bump. Methods of forming and patterning a nickel carbonyl layer are also disclosed.Type: GrantFiled: November 15, 2004Date of Patent: November 18, 2008Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Simon Chooi, Yakub Aliyu, Mei Sheng Zhou, John Sudijono, Subhash Gupta, Sudipto Roy, Paul Ho, Yi Xu
-
Patent number: 7445978Abstract: An example process to remove spacers from the gate of a NMOS transistor. A stress creating layer is formed over the NMOS and PMOS transistors and the substrate. In an embodiment, the spacers on gate are removed so that stress layer is closer to the channel of the device. The stress creating layer is preferably a tensile nitride layer. The stress creating layer is preferably a contact etch stop liner layer. In an embodiment, the gates, source and drain region have an silicide layer thereover before the stress creating layer is formed. The embodiment improves the performance of the NMOS transistors.Type: GrantFiled: May 4, 2005Date of Patent: November 4, 2008Assignee: Chartered Semiconductor Manufacturing, LtdInventors: Young Way Teh, Yong Meng Lee, Chung Woh Lai, Wenhe Lin, Khee Yong Lim, Wee Leng Tan, John Sudijono, Hui Peng Koh, Liang Choo Hsia