Patents Assigned to Chipbond Technology Corporation
-
Publication number: 20150091141Abstract: A semiconductor structure includes a carrier, a first protective layer, a second protective layer, and a third protective layer. A first surface of the first protective layer comprises a first anti-stress zone. The second protective layer reveals the first anti-stress zone and comprises a second surface, a first lateral side, a second lateral side and a first connection side. The second surface comprises a second anti-stress zone. An extension line of the first lateral side intersects with an extension line of the second lateral side to form a first intersection point. A zone formed by connecting the first intersection point and two points of the first connection side is the first anti-stress zone. The third protective layer reveals the second anti-stress zone and comprises a second connection side projected on the first surface to form a projection line parallel to the first connection side.Type: ApplicationFiled: October 8, 2013Publication date: April 2, 2015Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chin-Tang Hsieh, You-Ming Hsu, Ming-Sheng Liu, Chih-Ping Wang
-
Patent number: 8981536Abstract: A semiconductor structure includes a carrier, a first protective layer, a second protective layer, and a third protective layer. A first surface of the first protective layer comprises a first anti-stress zone. The second protective layer reveals the first anti-stress zone and comprises a second surface, a first lateral side, a second lateral side and a first connection side. The second surface comprises a second anti-stress zone. An extension line of the first lateral side intersects with an extension line of the second lateral side to form a first intersection point. A zone formed by connecting the first intersection point and two points of the first connection side is the first anti-stress zone. The third protective layer reveals the second anti-stress zone and comprises a second connection side projected on the first surface to form a projection line parallel to the first connection side.Type: GrantFiled: October 8, 2013Date of Patent: March 17, 2015Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, You-Ming Hsu, Ming-Sheng Liu, Chih-Ping Wang
-
Publication number: 20150069584Abstract: A semiconductor structure includes a carrier, a first protective layer, a second protective layer, and a third protective layer. A first surface of the first protective layer comprises a first anti-stress zone. A first extension line from a first bottom edge intersects with a second extension line from a second bottom edge to form a first base point. A first projection line is formed on the first surface, an extension line of the first projection line intersects with the second bottom edge to form a first intersection point, a second projection line is formed on the first surface, and an extension line of the second projection line intersects with the first bottom edge to form a second intersection point. A zone by connecting the first base point, the first intersection point and the second intersection point is the first anti-stress zone.Type: ApplicationFiled: October 1, 2013Publication date: March 12, 2015Applicant: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, You-Ming Hsu, Ming-Sheng Liu, Chih-Ping Wang
-
Patent number: 8963675Abstract: A method for fabricating a carrier with a three-dimensional inductor comprises the steps of providing a substrate having a protective layer; forming a first photoresist layer on the protective layer; patterning the first photoresist layer to form a second opening and a plurality of disposing slots; forming a first metal layer in second opening and disposing slots; removing the first photoresist layer; forming a first dielectric layer on the protective layer; forming a second photoresist layer on the first dielectric layer; patterning the second photoresist layer to form a plurality of slots; forming a second metal layer in slots to form a plurality of inductive portions; removing the second photoresist layer; forming a second dielectric layer on the first dielectric layer; forming a third photoresist layer on the second dielectric layer; patterning the third photoresist layer to form a plurality of slots; and forming a third metal layer in slots.Type: GrantFiled: October 4, 2012Date of Patent: February 24, 2015Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, You-Ming Hsu
-
Patent number: 8877629Abstract: A semiconductor manufacturing process includes the following steps of providing a silicon substrate having at least one connection pad and a protection layer, forming a first seed layer having at least one first section and at least one second section, forming a first photoresist layer, forming a first buffer layer having a coupling portion and a cladding portion, removing the first photoresist layer, removing the second section of the first seed layer to form a first under bump metallurgy layer, forming a support layer on the protection layer and the first buffer layer, the first under bump metallurgy layer has a first ring wall, the first buffer layer has a second ring wall, wherein the first ring wall, the second ring wall and the cladding portion are cladded by the support layer, and forming a connection portion and covering the coupling portion with the connection portion.Type: GrantFiled: January 17, 2013Date of Patent: November 4, 2014Assignee: Chipbond Technology CorporationInventors: Cheng-Hung Shih, Yung-Wei Hsieh, Kai-Yi Wang
-
Patent number: 8841767Abstract: A bumping process comprises steps of forming a metal layer with copper on a substrate, and the metal layer with copper comprises a plurality of first zones and second zones; forming a photoresist layer on the metal layer with copper; patterning the photoresist layer to form a plurality of openings; forming a plurality of copper bumps within the openings, each of the copper bumps covers the first zones and comprises a first top surface; forming a connection layer on the first top surface; removing the photoresist layer; removing the second zones and enabling each of the first zones to form an under bump metallurgy layer, wherein the under bump metallurgy layer, the copper bump, and the connection layer possess their corresponded peripheral walls, and covering sections of a first protective layer formed on the connection layer may cover those peripheral walls to prevent ionization phenomenon.Type: GrantFiled: March 28, 2013Date of Patent: September 23, 2014Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Chih-Ming Kuo
-
Patent number: 8823169Abstract: A semiconductor manufacturing method includes providing a carrier; forming a first photoresist layer; forming plural core portions; removing the first photoresist layer; forming a second photoresist layer; forming a plurality of connection portions, each of the plurality of connection portions includes a first connection layer and a second connection layer and connects to each of the core portions to form a hybrid bump, wherein each of the first connection layers comprises a base portion, a projecting portion and an accommodating space, each base portion comprises an upper surface, each projecting portion is protruded to the upper surface and located on top of each core portion, each accommodating space is located outside each projecting portion, the second connection layers cover the projecting portions and the upper surfaces, and the accommodating spaces are filled by the second connection layers; removing the second photoresist layer to reveal the hybrid bumps.Type: GrantFiled: October 4, 2012Date of Patent: September 2, 2014Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Lung-Hua Ho, Shih-Chieh Chang, Chia-Yeh Huang, Chin-Tang Hsieh
-
Publication number: 20140217578Abstract: A semiconductor package process includes the following steps, providing a first substrate having a first metal bump, the first metal bump comprises a joint portion having a first softening point; providing a second substrate having a second metal bump having a top surface, a lateral surface and a second softening point, wherein the first softening point is smaller than the second softening point; performing a heating procedure to make the joint portion of the first metal bump become a softened state; and laminating the first substrate on the second substrate to make the second metal bump embedded into the joint portion in the softened state to make the top surface and the lateral surface of the at least one second metal bump being clad extendedly by compressing the joint portion in the softened state.Type: ApplicationFiled: March 15, 2013Publication date: August 7, 2014Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Lung-Hua Ho, Fei-Jain Wu, Chih-Ming Kuo, Shih-Chieh Chang, Chia-Jung Tu
-
Patent number: 8796824Abstract: A semiconductor structure having a first corner includes a carrier, a first protective layer, a second protective layer, and a third protective layer. The carrier comprises a carrier surface having a protection-layered disposing zone. The first protective layer comprises a first surface having a first disposing zone, a first anti-stress zone and a first exposing zone, the first anti-stress zone is located at a corner of the first disposing zone, the second protective layer is disposed at the first disposing zone. The second protective layer comprises a second surface having a second disposing zone, a second anti-stress zone and a second exposing zone, the second anti-stress zone is located at a corner of the second disposing zone. The first anti-stress zone and the second anti-stress zone are located at the first corner. An area of the first anti-stress zone is not smaller than that of the second anti-stress zone.Type: GrantFiled: August 30, 2013Date of Patent: August 5, 2014Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Shyh-Jen Guo, You-Ming Hsu
-
Patent number: 8772644Abstract: A carrier with three-dimensional capacitor includes a substrate and a three-dimensional capacitor, wherein the substrate comprises a trace layer having a first terminal and a second terminal. The three-dimensional capacitor is integrally formed as one piece with the trace layer. The three-dimensional capacitor and the trace layer are made of same material. The three-dimensional capacitor comprises a first capacitance portion and a second capacitance portion, the first capacitance portion comprises a first section, a second section and a first passage, the second capacitance portion is formed at the first passage. The second capacitance portion comprises a third section, a fourth section and a second passage communicated with the first passage. The first capacitance portion is located at the second passage, a first end of the first capacitance portion connects to the first terminal, and a third end of the second capacitance portion connects to the second terminal.Type: GrantFiled: October 4, 2012Date of Patent: July 8, 2014Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Lung-Hua Ho, You-Ming Hsu
-
Publication number: 20140159234Abstract: A semiconductor manufacturing process includes the following steps of providing a silicon substrate having at least one connection pad and a protection layer, forming a first seed layer having at least one first section and at least one second section, forming a first photoresist layer, forming a first buffer layer having a coupling portion and a cladding portion, removing the first photoresist layer, removing the second section of the first seed layer to form a first under bump metallurgy layer, forming a support layer on the protection layer and the first buffer layer, the first under bump metallurgy layer has a first ring wall, the first buffer layer has a second ring wall, wherein the first ring wall, the second ring wall and the cladding portion are cladded by the support layer, and forming a connection portion and covering the coupling portion with the connection portion.Type: ApplicationFiled: January 17, 2013Publication date: June 12, 2014Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Cheng-Hung Shih, Yung-Wei Hsieh, Kai-Yi Wang
-
Publication number: 20140141606Abstract: A semiconductor manufacturing method includes providing a carrier; forming a first photoresist layer; forming plural core portions; removing the first photoresist layer; forming a second photoresist layer; forming a plurality of connection portions, each of the plurality of connection portions includes a first connection layer and a second connection layer and connects to each of the core portions to form a hybrid bump, wherein each of the first connection layers comprises a base portion, a projecting portion and an accommodating space, each base portion comprises an upper surface, each projecting portion is protruded to the upper surface and located on top of each core portion, each accommodating space is located outside each projecting portion, the second connection layers cover the projecting portions and the upper surfaces, and the accommodating spaces are filled by the second connection layers; removing the second photoresist layer to reveal the hybrid bumps.Type: ApplicationFiled: January 27, 2014Publication date: May 22, 2014Applicant: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Lung-Hua Ho, Shih-Chieh Chang, Chia-Yeh Huang, Chin-Tang Hsieh
-
Publication number: 20140117540Abstract: A semiconductor manufacturing method includes providing a substrate having a metallic layer that includes a first metal layer and a second metal layer, the first metal layer comprises plural base areas and plural first outer lateral areas, the second metal layer comprises plural second base areas and plural second outer lateral areas; forming a first photoresist layer; forming plural bearing portions; removing the first photoresist layer; forming a second photoresist layer; forming plural connection portions, each connection portion comprises a first connection layer and a second connection layer; removing the second photoresist layer to reveal the connection portions and the bearing portions; removing the first outer lateral areas; reflowing the second connection layers to form plural composite bumps; removing the second outer lateral areas to make the first base areas and the second base areas form plural under bump metallurgy layers.Type: ApplicationFiled: January 6, 2014Publication date: May 1, 2014Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, Lung-Hua Ho, Kung-An Lin, Sheng-Hui Chen
-
Publication number: 20140120715Abstract: A semiconductor manufacturing method includes providing a carrier having a metallic layer, wherein the metallic layer comprises a plurality of base areas and a plurality of outer lateral areas; forming a first photoresist layer; forming a plurality of bearing portions; removing the first photoresist layer to reveal the bearing portions, each bearing portion comprises a bearing surface having a first area and a second area; forming a second photoresist layer for revealing the first areas of the bearing surfaces; forming a plurality of connection portions, wherein the first areas of the bearing surfaces are covered by the connection portions to make each connection portion connect with each bearing portion to form a snap bump; removing the outer lateral areas of the metallic layer to make the base areas form a plurality of under bump metallurgy layers.Type: ApplicationFiled: January 6, 2014Publication date: May 1, 2014Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, Lung-Hua Ho, Kung-An Lin, Sheng-Hui Chen
-
Patent number: 8704345Abstract: A semiconductor package includes a lead frame, at least one chip and a molding compound. The lead frame comprises a plurality of leads, each lead comprises a first end portion and at least one coupling protrusion, wherein the first end portion comprises a first upper surface, the coupling protrusion comprises a ring surface and is integrally formed as one piece with the first upper surface. The chip disposed on top of the leads comprises a plurality of bumps and a plurality of solders, the coupling protrusions embed into the solders to make the ring surfaces of the coupling protrusions cladded with the solders. The solders cover the first upper surfaces. The chip and the leads are cladded with the molding compound.Type: GrantFiled: September 13, 2012Date of Patent: April 22, 2014Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Shih-Chieh Chang, Chih-Hsien Ni, Chin-Tang Hsieh, Chia-Jung Tu, Lung-Hua Ho
-
Publication number: 20140097540Abstract: A semiconductor structure includes a silicon substrate, a titanium layer, a nickel layer, a silver layer and a metallic adhesion layer, wherein the silicon substrate comprises a back surface, and the titanium layer comprises an upper surface. The titanium layer is formed on the back surface, the nickel layer is formed on the upper surface, the silver layer is formed on the nickel layer, and the metallic adhesion layer is formed between the nickel layer and the silver layer.Type: ApplicationFiled: November 15, 2012Publication date: April 10, 2014Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Hsiang-Chin Chiu, Sheng-Ming Wu, Kuang-Hao Yang, Kung-An Lin, Chen-Yu Wang
-
Patent number: 8692390Abstract: A pyramid bump structure for electrically coupling to a bond pad on a carrier comprises a conductive block disposed at the bond pad and an oblique pyramid insulation layer covered at one side of the conductive block. The oblique pyramid insulation layer comprises a bottom portion and a top portion, and outer diameter of the oblique pyramid insulation layer is tapered from the bottom portion to the top portion. When the carrier is connected with a substrate and an anisotropic conductive film disposed at the substrate, the pyramid bump structure may rapidly embed into the anisotropic conductive film to raise the flow rate of the anisotropic conductive film. Further, a short phenomenon between adjacent bumps can be avoided to raise the yield rate of package process.Type: GrantFiled: February 18, 2011Date of Patent: April 8, 2014Assignee: Chipbond Technology CorporationInventors: Chih-Hung Wu, Lung-Hua Ho, Chih-Ming Kuo, Cheng-Hung Shih, Yie-Chuan Chiu
-
Patent number: 8657125Abstract: A tray cleaning apparatus having a top plate, a bottom plate, a first bearing plate assembly and a second bearing plate assembly. The first bearing plate assembly disposed between top plate and bottom plate comprises a first supporting plate, plural first blocks and plural second blocks, the first supporting plate comprises an inner surface having a first disposing area and a second disposing area. The first blocks are disposed at the first disposing area and the second blocks are disposed at the second disposing area. The second bearing plate assembly disposed between top plate and bottom plate comprises a second supporting plate, plural third blocks and plural fourth blocks, the second supporting plate comprises an outer surface having a third disposing area and a fourth disposing area. The third blocks are disposed at the third disposing area and the fourth blocks are disposed at the fourth disposing area.Type: GrantFiled: November 16, 2011Date of Patent: February 25, 2014Assignee: Chipbond Technology CorporationInventors: Wen-I Hsieh, Te-Cheng Yang, Huan-Kuen Chen
-
Patent number: 8658466Abstract: A semiconductor package structure includes a first substrate, a second substrate and an encapsulant. The first substrate comprises a plurality of first bumps and a plurality of first solder layers. Each of the first solder layers is formed on each of the first bumps and comprises a cone-shaped slot having an inner surface. The second substrate comprises a plurality of second bumps and a plurality of second solder layers. Each of the second solder layers is formed on each of the second bumps and comprises an outer surface. Each of the second solder layers is a cone-shaped body. The second solder layer couples to the first solder layer and is accommodated within the first solder layer. The inner surface of the cone-shaped slot contacts with the outer surface of the second solder layer. The encapsulant is formed between the first substrate and the second substrate.Type: GrantFiled: June 18, 2012Date of Patent: February 25, 2014Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Chih-Ming Kuo, Chia-Jung Tu, Shih-Chieh Chang, Chih-Hsien Ni, Lung-Hua Ho, Chaun-Yu Wu, Kung-An Lin
-
Patent number: 8658528Abstract: A bumping process includes providing a silicon substrate; forming a titanium-containing metal layer on silicon substrate, the titanium-containing metal layer comprises a plurality of first areas and a plurality of second areas; forming a first photoresist layer on titanium-containing metal layer; patterning the first photoresist layer to form a plurality of first opening slots; forming a plurality of copper bumps within first opening slots, said copper bump comprises a first top surface and a first ring surface; removing the first photoresist layer; forming a second photoresist layer on titanium-containing metal layer; patterning the second photoresist layer to form a plurality of second opening slots; forming a plurality of bump isolation layers at spaces, the first top surfaces and the first ring surfaces; forming a plurality of connective layers on bump isolation layers; removing the second photoresist layer, removing the second areas to form an under bump metallurgy layer.Type: GrantFiled: January 30, 2013Date of Patent: February 25, 2014Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Yie-Chuan Chiu, Lung-Hua Ho