Patents Assigned to Crossbar, Inc.
-
Distinct chip identifier sequence utilizing unclonable characteristics of resistive memory on a chip
Patent number: 11967376Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: August 30, 2022Date of Patent: April 23, 2024Assignee: Crossbar, Inc.Inventors: Sung Hyun Jo, Hagop Nazarian, Sang Nguyen, Jeremy Guy, Zhi Li -
Patent number: 11944020Abstract: A two-terminal resistive switching device (TTRSD) such as a non-volatile two-terminal memory device or a volatile two-terminal selector device can be formed according to a manufacturing process. The process can include forming an etch stop layer that is made of aluminum and can include forming a buffer layer below the etch stop layer and/or between the etch stop layer and a top electrode of the TTRSD.Type: GrantFiled: December 18, 2020Date of Patent: March 26, 2024Assignee: CROSSBAR, INC.Inventors: Sundar Narayanan, Natividad Vasquez, Zhen Gu, Yunyu Wang
-
Patent number: 11923005Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification or random number generation. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: March 25, 2022Date of Patent: March 5, 2024Assignee: Crossbar, Inc.Inventors: Mehdi Asnaashari, Sung Hyun Jo
-
Patent number: 11901003Abstract: Leveraging stochastic physical characteristics of resistive switching devices to generate data having very low cross correlation among bits of that data is disclosed. Data generated from stochastic physical characteristics can also be referred to as physical unclonable feature—or function—(PUF) data. Additionally, error correction functions for PUF data generated from resistive switching memory cells are provided. The error correction functions facilitate additional redundancy and longevity of PUF data, among other benefits. Different embodiments include addressing arrangements to incorporate ECC parity bits among generated PUF data bits, even for differential PUF bits respectively defined by multiple memory cells in different portions of a resistive memory array.Type: GrantFiled: March 30, 2022Date of Patent: February 13, 2024Assignee: Crossbar, Inc.Inventor: Mehdi Asnaashari
-
Patent number: 11836277Abstract: A secure integrated circuit comprises a lower logic layer, and one or more memory layers disposed above the lower logic layer. A security key is provided in one or more of the memory layers for unlocking the logic layer. A plurality of connectors are provided between the one or more memory layers and the lower logic layer to electrically couple the memory layer(s) and lower logic layer.Type: GrantFiled: June 22, 2021Date of Patent: December 5, 2023Assignee: CROSSBAR, INC.Inventor: George Minassian
-
Patent number: 11823739Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: October 18, 2021Date of Patent: November 21, 2023Assignee: CROSSBAR, INC.Inventors: Mehdi Asnaashari, Sung Hyun Jo
-
Patent number: 11793093Abstract: A self-aligned memory device includes a conductive bottom plug disposed within an insulating layer and having a coplanar top surface, a self-aligned planar bottom electrode disposed upon the coplanar top surface and having a thickness within a range of 50 Angstroms to 200 Angstroms, a planar switching material layer disposed upon the self-aligned planar bottom electrode, a planar active metal material layer disposed upon the planar switching material layer and a planar top electrode disposed above the planar active metal material layer, wherein the self-aligned planar bottom electrode, the planar switching material layer, the planar active metal material layer, and the planar top electrode form a pillar-like structure above the insulating layer.Type: GrantFiled: October 1, 2018Date of Patent: October 17, 2023Assignee: CROSSBAR, INC.Inventors: Sung-Hyun Jo, Sundar Narayanan, Zhen Gu
-
Patent number: 11790999Abstract: A method for erasing a memory cell includes applying a first erase to memory cells to erase the memory cells, wherein first memory cells are in a weakly erased state in response to the first erase, and wherein second memory cells are in a normally erased state in response to the first erase, thereafter applying a first weak program to the memory cells, wherein the second memory cells enter a programmed state and the third memory cells remain in the erased state in response to the first weak program, and thereafter applying a read to the memory cells to identify the second memory cells, and applying a second erase to the second memory cells to thereby erase the second memory cells.Type: GrantFiled: April 27, 2021Date of Patent: October 17, 2023Assignee: CROSSBAR, INC.Inventors: Jeremy Guy, Sung Hyun Jo, Hagop Nazarian, Ruchirkumar Shah, Liang Zhao
-
Patent number: 11776626Abstract: Disclosed is a solid state memory having a non-linear current-voltage (I-V) response. By way of example, the solid state memory can be used as a selector device. The selector device can be formed in series with a nonvolatile memory device via a monolithic fabrication process. Further, the selector device can provide a substantially non-linear I-V response suitable to mitigate leakage current for the nonvolatile memory device. In various disclosed embodiments, the series combination of the selector device and the non-volatile memory device can serve as one of a set of memory cells in a 1-transistor, many-resistor resistive memory cell array.Type: GrantFiled: March 26, 2021Date of Patent: October 3, 2023Assignee: CROSSBAR, INC.Inventor: Sung Hyun Jo
-
Patent number: 11727986Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: October 18, 2021Date of Patent: August 15, 2023Assignee: CROSSBAR, INC.Inventors: Mehdi Asnaashari, Sung Hyun Jo
-
Distinct chip identifier sequence utilizing unclonable characteristics of resistive memory on a chip
Patent number: 11450384Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: April 6, 2021Date of Patent: September 20, 2022Assignee: CROSSBAR, INC.Inventors: Sung Hyun Jo, Hagop Nazarian, Sang Nguyen, Zhi Li -
Distinct chip identifier sequence utilizing unclonable characteristics of resistive memory on a chip
Patent number: 11437100Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: April 6, 2021Date of Patent: September 6, 2022Assignee: CROSSBAR, INC.Inventors: Sung Hyun Jo, Hagop Nazarian, Sang Nguyen, Zhi Li -
Distinct chip identifier sequence utilizing unclonable characteristics of resistive memory on a chip
Patent number: 11430516Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: April 6, 2021Date of Patent: August 30, 2022Assignee: Crossbar, Inc.Inventors: Sung Hyun Jo, Hagop Nazarian, Sang Nguyen, Jeremy Guy, Zhi Li -
Distinct chip identifier sequence utilizing unclonable characteristics of resistive memory on a chip
Patent number: 11430517Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: April 6, 2021Date of Patent: August 30, 2022Assignee: CROSSBAR, INC.Inventors: Sung Hyun Jo, Hagop Nazarian, Sang Nguyen, Zhi Li -
Distinct chip identifier sequence utilizing unclonable characteristics of resistive memory on a chip
Patent number: 11423984Abstract: Stochastic or near-stochastic physical characteristics of resistive switching devices are utilized for generating data distinct to those resistive switching devices. The distinct data can be utilized for applications related to electronic identification. As one example, data generated from physical characteristics of resistive switching devices on a semiconductor chip can be utilized to form a distinct identifier sequence for that semiconductor chip, utilized for verification applications for communications with the semiconductor chip or utilized for generating cryptographic keys or the like for cryptographic applications.Type: GrantFiled: April 6, 2021Date of Patent: August 23, 2022Assignee: CROSSBAR, INC.Inventors: Sung Hyun Jo, Hagop Nazarian, Sang Nguyen, Zhi Li -
Patent number: 11393529Abstract: A semiconductor device includes two-terminal memory devices characterized by a range of program voltages and a first capacitance, wherein the two-terminal memory devices are coupled in parallel between ground and a first common node, a first capacitor having a second capacitance, coupled between ground and a second common node, a voltage source configured to provide an input voltage lower than the range of program voltages, a first operational amplifier including an inverting input, a non-inverting input, and an output, wherein the non-inverting input is coupled to the first voltage source, wherein the inverting input is coupled to a third common node, and wherein the output is coupled to a fourth common node, a first resistance device coupled between the third common node and the fourth common node, and wherein the first common node is coupled to the second common node and the third common node.Type: GrantFiled: August 17, 2020Date of Patent: July 19, 2022Assignee: CROSSBAR, INC.Inventors: Hagop Nazarian, Cung Vu
-
Patent number: 11387409Abstract: Providing for improved manufacturing of silver-based electrodes to facilitate formation of a robust metallic filament for a resistive switching device is disclosed herein. By way of example, a silver electrode can be embedded with a non-silver material to reduce surface energy of silver atoms of a silver-based conductive filament, increasing structural strength of the conductive filament within a resistive switching medium. In other embodiments, an electrode formed of a base material can include silver material to provide mobile particles for an adjacent resistive switching material. The silver material can drift or diffuse into the resistive switching material to form a structurally robust conductive filament therein.Type: GrantFiled: November 19, 2019Date of Patent: July 12, 2022Assignee: CROSSBAR, INC.Inventors: Sung Hyun Jo, Xianliang Liu, Fnu Atiquzzaman
-
Patent number: 11270769Abstract: A non-volatile programmable circuit configurable to perform logic functions, is provided. The programmable circuit can employ two-terminal non-volatile memory devices to store information, thereby mitigating or avoiding disturbance of programmed data in the absence of external power. Two-terminal resistive switching memory devices having high current on/off ratios and fast switching times can also be employed for high performance, and facilitating a high density array. For look-up table applications, input/output response times can be several nanoseconds or less, facilitating much faster response times than a memory array access for retrieving stored data.Type: GrantFiled: April 30, 2019Date of Patent: March 8, 2022Assignee: CROSSBAR, INC.Inventors: Mehdi Asnaashari, Hagop Nazarian
-
Patent number: 11270767Abstract: A non-volatile memory device having processing logic embedded within a memory bank of the non-volatile memory device is disclosed herein. By way of example, commands for controlling the processing logic can be exposed to a host device, enabling the host device to activate processing capacity of the memory bank in conjunction with a memory operation. The processing capacity can be directed by a data command, transmitted by the host device, at read or write data identified by the memory operation. Read data can be processed by the memory bank before being output onto a data interface connected to the memory bank. Likewise, write data received at the memory bank can be processed in conjunction with storing the write data in the non-volatile memory device. A disclose memory device can therefore implement internal processing in conjunction with reading or writing data to a memory device comprising respective banks of two-terminal non-volatile memory.Type: GrantFiled: May 31, 2019Date of Patent: March 8, 2022Assignee: Crossbar, Inc.Inventor: Mehdi Asnaashari
-
Patent number: 11227654Abstract: A semiconductor device includes memory devices respectively comprising a selector transistor in series with a control transistor and a memory cell, wherein the control transistor is connected to the memory cell. Control lines of the semiconductor device extend along a first direction, and a first control line is connected to a first memory device control transistor and a second memory device control transistor. Word lines extend in the first direction, and a first word line is connected to a first memory device selector transistor and a second memory device selector transistor. Bitlines extend in a second direction, with a first bitline connected to a first memory device memory cell and a second bitline is connected to a second memory device memory cell. Source lines extend in the second direction, and a first source line is connected to the first memory device selector transistor and the second memory device selector transistor.Type: GrantFiled: July 30, 2020Date of Patent: January 18, 2022Assignee: Crossbar, Inc.Inventor: Hagop Nazarian