Patents Assigned to Elbrus International Limited
-
Patent number: 6751645Abstract: An SRT division unit for performing a novel SRT division algorithm is presented. The novel SRT division algorithm comprises a method for performing SRT division using a radix r. As one skilled in the art will appreciate, the radix r dictates the number of quotient-bits k generated during a single iteration. The relationship between radix r and the number of quotient-bits k generated in a single iteration is r=2k. The number of iterations needed to determine all quotient-digits is N, such that N=54/k for a 64 bit floating point value. In accordance with one embodiment of the present invention, the SRT division unit generates a scaling factor M, which comprises scaling sub-factors M1 and M2 according to the relationship M=r*M1+M2. Next, the division unit generates a scaled divisor Y by multiplying a divisor DR by scaling factor M, such that said scaled divisor Y=DR*M=r(DR*M1)+DR*M2.Type: GrantFiled: November 14, 2000Date of Patent: June 15, 2004Assignee: Elbrus International LimitedInventors: Valery Y. Gorshtein, Yuri N. Parakhin, Vitaly M. Pivnenko
-
Patent number: 6718541Abstract: A method for scheduling operations utilized by an optimizing compiler to reduce register pressure on a target hardware platform assigns register economy priority (REP) values to each operation in a basic block. For each time slot, operations are scheduled in order of their lowest REP values.Type: GrantFiled: December 21, 2000Date of Patent: April 6, 2004Assignee: Elbrus International LimitedInventors: Alexander Y. Ostanevich, Vladimir Y. Volkonsky
-
Patent number: 6668316Abstract: In a wide instruction architecture processor device, an instruction execution unit provides integer and floating point capability within its constituent arithmetic logic channels. Results are written out to a register file where integer results are given higher priority over floating point results, which are buffered, in order to increase integer operation throughput. By buffering floating point results and giving priority to integer results, fewer register file write ports are needed. A bypass mechanism allows access to floating point results during their pendency in the buffer. Dual serially-configured integer units are configured to enable two-operand and combined (three-operand) instructions to be delivered to an arithmetic and logic channel at every clock cycle. Similarly, dual parallel pipelined floating point units are configured to permit two-operand and combined (three-operand) floating point instructions to be delivered to an arithmetic and logic channel on each clock cycle.Type: GrantFiled: February 15, 2000Date of Patent: December 23, 2003Assignee: Elbrus International LimitedInventors: Valery Y. Gorshtein, Olga A. Efremova
-
Patent number: 6594824Abstract: A method and apparatus for generating an optimized intermediate representation of source code for a computer program are described. An initial intermediate representation is extracted from the source code by organizing it as a plurality of basic blocks that each contain at least one program instruction ordered according to respective estimated profit values. A goal function that measures the degree of optimization of the program is calculated in accordance with its intermediate representation. The effect on the goal function of modifying the intermediate representation by moving an instruction from one of the basic blocks to each of its predecessors is tested iteratively and adopting the modified intermediate representation if it causes a reduction in the goal function.Type: GrantFiled: February 17, 2000Date of Patent: July 15, 2003Assignee: Elbrus International LimitedInventors: Vladimir Y. Volkonsky, Alexander Y. Ostanevich, Alexander L. Sushentsov
-
Patent number: 6584611Abstract: A method, implemented in a compiler, of balancing the workload between blocks in a control flow to reduce the overall execution time of control block includes steps for identifying “hard” blocks the consume excess resources, selecting hard block to unload, and unloading critical operations from a hard block to a control flow predecessor.Type: GrantFiled: January 25, 2001Date of Patent: June 24, 2003Assignee: Elbrus International LimitedInventors: Boris A. Babaian, Sergey K. Okunev, Vladimir Y. Volkonsky
-
Patent number: 6567831Abstract: A method optimizes function evaluations performed by of a VLIW processor through enhanced parallelism by evaluating the function by table approximation using decomposition into a Taylor series.Type: GrantFiled: April 20, 2000Date of Patent: May 20, 2003Assignee: Elbrus International LimitedInventor: Vadim E. Loginov
-
Patent number: 6564372Abstract: A method and apparatus for optimizing scheduling of a block of program instructions to remove a condition resolving instruction from the critical path where the resolution of a condition controls the selection between input results, generated by predecessor operations, by a merge operation which passes the selected result to a successor operation. In a preferred embodiment, the successor operation is “unzipped” by duplicating the successor operations, providing predecessor results directly to the, duplicated successor operations, and scheduling the duplicated successor operations prior to the merge.Type: GrantFiled: February 15, 2000Date of Patent: May 13, 2003Assignee: Elbrus International LimitedInventors: Boris A. Babaian, Sergey K. Okunev, Vladimir Y. Volkonsky
-
Patent number: 6560775Abstract: A method and system for preparing branch instruction of a computer program, for compiling and execution in a computer system, in which each transfer instruction is split into two instructions: a control transfer preparation instruction and a control transfer instruction, wherein the control transfer preparation instruction contains the transfer address and is placed by the compiler several instructions ahead of the control transfer instruction, so that the number of clock cycles in the pipeline between transfer condition generation and transfer itself would be reduced.Type: GrantFiled: December 24, 1998Date of Patent: May 6, 2003Assignee: Elbrus International LimitedInventors: Alexander M. Artymov, Boris A. Babaian, Feodor A. Gruzdov, Alexey P. Lizorkin, Yuli K. Sakhin, Evgeny Z. Stolyarsky
-
Patent number: 6549903Abstract: A method and computer apparatus are presented for providing a secure data architecture for computer memory of a processor. The apparatus comprises a memory unit and a processing unit. Data are stored in the memory unit and manipulated by the processing unit, which is programmed to implement the data architecture. Tagged single data words are formed by concatenating a tag to each of the single data words. Each of the tags takes a value that corresponds to the data type of the single data word to which it is concatenated. A data multiword is creating by concatenating tagged single data words having the same data type. The data multiword is stored within a location in the computer memory, the location selected to ensure alignment of the data multiword in accordance with its length. An effective tag value is constructed for the data multiword by concatenating all of its single word tags.Type: GrantFiled: February 17, 2000Date of Patent: April 15, 2003Assignee: Elbrus International LimitedInventors: Boris A. Babaian, Feodor A. Gruzdov, Vladimir Y. Volkonsky, Yuli K. Sakhin
-
Patent number: 6526573Abstract: A compiler optimization method for optimizing a scheduled block of instructions inserts a conditional branch instruction in place of a merge instruction to select between alternative paths when a condition is resolved.Type: GrantFiled: February 17, 2000Date of Patent: February 25, 2003Assignee: Elbrus International LimitedInventors: Boris A. Babaian, Sergey K. Okunev, Vladimir Y. Volkonsky
-
Patent number: 6516463Abstract: A method, implemented by a compiler, for removing a store-load dependency from a critical path utilizes a compare address operation to determine at run time whether dependency actual exists. The operand to be stored is held in a temporary register and provided directly to the operations, using load operation result, in dependence on the value of the compare address operation result, so that the dependency is removed.Type: GrantFiled: January 25, 2001Date of Patent: February 4, 2003Assignee: Elbrus International LimitedInventors: Boris A. Babaian, Sergey K. Okunev, Vladimir Y. Volkonsky
-
Patent number: 6424181Abstract: A high-speed sense amplifier includes a pair of cross-coupled inverters coupled to intermediate nodes and then to differential inputs nodes by a control circuit. The intermediate nodes are coupled together by a accelerator transistor that forms a current path when the sense amplifier is placed in a sensing state to provide parallel discharge paths for one or the other of output nodes. During precharge, the accelerator transistor operates to equalize the intermediate nodes to ready them for the next sense phase.Type: GrantFiled: February 17, 2000Date of Patent: July 23, 2002Assignee: Elbrus International LimitedInventor: Yuri L. Pogrebnoy
-
Patent number: 6412105Abstract: Computer method of compiling a multi-way decision statement for VLIW processing is described. The method comprises: (a) generating profile data for a multi-way decision statement, such a s a switch statement; identifying at least one most probable alternative of the multi-way decision and a set of constants associated with the identified alternative using the profile data; determining a probable subset of the identified constants based on the profile data; constructing a conditional statement for the identified alternative using the probable subset of constants; and moving out the identified at least one alternative from the multi-way decision statement.Type: GrantFiled: December 24, 1998Date of Patent: June 25, 2002Assignee: Elbrus International LimitedInventors: Dmitry M. Maslennikov, Valentine G. Tikhonov, Alexander I. Kasinsky, Vladimir Y. Volkonsky
-
Patent number: 6373149Abstract: A power system for controlling power to low voltage CMOS circuits. The power system can be used in circuits having a low voltage supply and a high voltage supply, wherein the low voltage supply powers low voltage circuit components and the high voltage supply powers high voltage circuit components. The power system comprises a first switch coupled between the low voltage supply and the low voltage circuit components, a second switch coupled between the low voltage circuit components and a circuit ground, and a power control circuit coupled to the high voltage supply and the circuit ground and having a control output coupled to the first and second switches, wherein when the control output is in a first state the low voltage supply and the circuit ground are connected to the low voltage circuit components and when the control output is in a second state the low voltage supply and the circuit ground are disconnected from the low voltage circuit components.Type: GrantFiled: February 17, 2000Date of Patent: April 16, 2002Assignee: Elbrus International LimitedInventors: Andrew V. Podlesny, Alexander V. Malshin
-
Patent number: 6366130Abstract: A data transfer arrangement. The data transfer arrangement includes two active pull up/active pull down bus drivers and a voltage precharge source. A differential bus is coupled to the bus drivers and to the voltage precharge source. A latching sense amplifier is coupled to the differential bus and serves as the bus receiver. The bus drivers operate in a precharge phase and a data transfer phase. The bus receiver operates in an analogous but opposite manner, i.e., when the bus drivers are in the precharge phase, the bus receiver is in the data transfer phase and when the bus drivers are in the data transfer phase, the bus receiver is in a precharge phase.Type: GrantFiled: February 17, 2000Date of Patent: April 2, 2002Assignee: Elbrus International LimitedInventors: Andrew V. Podlesny, Alexander V. Malshin, Alexander Y. Solomatnikov
-
Patent number: 6363405Abstract: A method optimizes function evaluations performed by of a VLIW processor through enhanced parallelism by evaluating the function by table approximation using decomposition into a Taylor series.Type: GrantFiled: December 24, 1998Date of Patent: March 26, 2002Assignee: Elbrus International LimitedInventor: Vadim E. Loginov
-
Patent number: 6351155Abstract: A clocked CMOS sense amplifier for high speed latching of low voltage complementary signals. The present invention includes a sense amplifier having a controlled cross-coupled transistor structure, a control circuit, a current source, a recovery transistor and protective transistors. A CORE circuit is provided which may be used to form different logic structures. Two large n-channel transistors in a discharging chain are used in combination with the small capacitances of the cross-coupled nodes to provide maximum speed and high output.Type: GrantFiled: February 17, 2000Date of Patent: February 26, 2002Assignee: Elbrus International LimitedInventor: Yuri L. Pogrebnoy
-
Patent number: 6323688Abstract: A pipelined domino architecture includes pairs of pipeline stages each comprising a first active clocked stage and a number of subsequent self-reset logic gates. Each pipeline stage is clocked by one or the other of a clock signal. Each active clocked stage and self-reset logic gate of any particular pipeline state includes a reset circuit to reset the output of such stage or gate at the conclusion of an evaluation period that is initiated by a phase of the clock signal. Only the active clocked stage is clocked; the self-reset logic stages rely upon the reset of the output of the active clocked stage to generate the necessary reset signals that will reset their respective outputs.Type: GrantFiled: March 8, 2000Date of Patent: November 27, 2001Assignee: Elbrus International LimitedInventors: Andrew V. Podlesny, Alexander V. Malshin
-
Patent number: 6320446Abstract: A system for increasing the speed and noise immunity of signals transmitted in low voltage CMOS applications. The system includes a transmission device for transmitting a signal in a CMOS circuit, wherein the CMOS circuit includes a high voltage power supply and a low voltage power supply and the signal is transmitted between first and second portions of the CMOS circuit that are coupled to the low voltage power supply.Type: GrantFiled: February 15, 2000Date of Patent: November 20, 2001Assignee: Elbrus International LimitedInventors: Andrew V. Podlesny, Alexander V. Malshin
-
Patent number: 6313691Abstract: An apparatus for adjusting static thresholds of CMOS circuits. The apparatus includes a low reference circuit including at least one channel n-channel MOS device having a back gate and a high reference circuit including at least one p-channel MOS device having a back gate. A feedback loop is provided for providing a control voltage to the back gate of the n-channel NMOS device while a second feedback loop is provided for providing a second control voltage to the back gate of the p-channel MOS device. A control voltage is applied to the first feedback loop while a control voltage is applied to the second feedback loop. The output of the low reference circuit is coupled to the first feedback loop and the output of the high reference circuit is coupled to the second feedback loop.Type: GrantFiled: February 17, 2000Date of Patent: November 6, 2001Assignee: Elbrus International LimitedInventors: Andrew V. Podlesny, Valery V. Lozovoy, Alexander V. Malshin