Patents Assigned to EPIC Technologies, Inc.
-
Patent number: 8590145Abstract: Methods of fabricating a circuit structure are provided. The fabrication method includes: forming a chip layer, which includes obtaining at least one chip and disposing a structural material around and physically contacting the side surface(s) of each chip in the chip layer. The structural material has an upper surface substantially coplanar with or parallel to an upper surface of each chip and defines at least a portion of a front surface of the chip layer, and has a lower surface substantially coplanar with or parallel to a lower surface of each chip, which defines at least portion of a back surface of the chip layer. The method further includes forming at least one strengthening structure over the back surface of the chip layer. The strengthening structure is formed to strengthen an interface between the chip(s) and the structural material.Type: GrantFiled: October 16, 2009Date of Patent: November 26, 2013Assignee: Epic Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Patent number: 8564119Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: November 3, 2009Date of Patent: October 22, 2013Assignee: Epic Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Patent number: 8533941Abstract: A method of bonding two structures together with an adhesive line of controlled thickness is provided. The method includes: applying an adhesive of controlled thickness to a first surface of a first structure; at least partially curing the adhesive; applying additional adhesive to the partially cured adhesive applied to the first surface or to a second surface of a second structure; holding the first structure and the second structure in alignment with the first surface and the second surface disposed in spaced, opposing relation; applying a force to the first structure and/or the second structure to squeeze the additional adhesive between the second surface and the partially cured adhesive applied to the first surface to reduce a thickness of the additional adhesive; and at least partially curing the additional adhesive to bond the first and second structures together.Type: GrantFiled: October 16, 2009Date of Patent: September 17, 2013Assignee: Epic Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Patent number: 8474133Abstract: Methods of fabricating a base layer circuit structure are provided. One fabrication method includes: providing an alignment carrier having a support surface; forming a plurality of electrically conductive structures above the support surface of the alignment carrier; disposing a structural material around and physically contacting the side surfaces of the electrically conductive structures formed above the support surface, the structural material having an upper surface coplanar with or parallel to the upper surface of one or more of the electrically conductive structures; exposing, if covered, the upper surfaces of the electrically conductive structures to facilitate electrical connection to the structures; and separating the alignment carrier from the base layer circuit structure. The base layer circuit structure includes the plurality of electrically conductive structures and the structural material surrounding and physically contacting the electrically conductive structures.Type: GrantFiled: October 16, 2009Date of Patent: July 2, 2013Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Patent number: 8384199Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: June 24, 2008Date of Patent: February 26, 2013Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Patent number: 8324020Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: November 3, 2009Date of Patent: December 4, 2012Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Patent number: 8169065Abstract: Stackable circuit structures and methods of fabrication are provided employing first level metallization directly on a chips-first layer(s), which includes: a chip(s), each with a pad mask over its upper surface and openings exposing its contact pads; electrically conductive structures; and structural dielectric material surrounding the side surfaces of the chips and the conductive structures. Each chips-first layer further includes a metallization layer on the front surface of the layer, residing at least partially on the pad mask and extending over an edge of the chip. Together, the pad mask and the structural material electrically isolate the metallization layer from the chip. Input/output interconnect structures physically and electrically contact the metallization layer over the front surface and/or the lower surfaces of the electrically conductive structures at the back surface of the chips-first layer, to facilitate input/output connection to chips of the layers in a stack.Type: GrantFiled: December 22, 2009Date of Patent: May 1, 2012Assignee: EPIC Technologies, Inc.Inventors: James E. Kohl, Charles W. Eichelberger
-
Publication number: 20110147911Abstract: Stackable circuit structures and methods of fabrication are provided employing first level metallization directly on a chips-first layer(s), which includes: a chip(s), each with a pad mask over its upper surface and openings exposing its contact pads; electrically conductive structures; and structural dielectric material surrounding the side surfaces of the chips and the conductive structures. Each chips-first layer further includes a metallization layer on the front surface of the layer, residing at least partially on the pad mask and extending over an edge of the chip. Together, the pad mask and the structural material electrically isolate the metallization layer from the chip. Input/output interconnect structures physically and electrically contact the metallization layer over the front surface and/or the lower surfaces of the electrically conductive structures at the back surface of the chips-first layer, to facilitate input/output connection to chips of the layers in a stack.Type: ApplicationFiled: December 22, 2009Publication date: June 23, 2011Applicant: EPIC Technologies, Inc.Inventors: James E. Kohl, Charles W. Eichelberger
-
Patent number: 7868445Abstract: Electronic modules and methods of fabrication are provided implementing a first metallization level directly on a chips-first chip layer. The chips-first layer includes chips, each with a pad mask over an upper surface and openings to expose chip contact pads. Structural dielectric material surrounds and physically contacts the side surfaces of the chips, and has an upper surface which is parallel to an upper surface of the chips. A metallization layer is disposed over the front surface of the chips-first layer, residing at least partially on the pad masks of the chips, and extending over one or more edges of the chips. Together, the pad masks of the chips, and the structural dielectric material electrically isolate the metallization layer from the edges of the chips, and from one or more electrical structures of the chips in the chips-first layer.Type: GrantFiled: June 24, 2008Date of Patent: January 11, 2011Assignee: EPIC Technologies, Inc.Inventors: James E. Kohl, Charles W. Eichelberger
-
Patent number: 7863090Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: June 24, 2008Date of Patent: January 4, 2011Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Patent number: 7830000Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: June 24, 2008Date of Patent: November 9, 2010Assignee: Epic Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Publication number: 20100047970Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: ApplicationFiled: November 3, 2009Publication date: February 25, 2010Applicant: EPIC Technologies, Inc.Inventors: Charles W. EICHELBERGER, James E. KOHL
-
Patent number: 7619901Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: June 24, 2008Date of Patent: November 17, 2009Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Publication number: 20080315391Abstract: Electronic modules and methods of fabrication are provided implementing a first metallization level directly on a chips-first chip layer. The chips-first layer includes chips, each with a pad mask over an upper surface and openings to expose chip contact pads. Structural dielectric material surrounds and physically contacts the side surfaces of the chips, and has an upper surface which is parallel to an upper surface of the chips. A metallization layer is disposed over the front surface of the chips-first layer, residing at least partially on the pad masks of the chips, and extending over one or more edges of the chips. Together, the pad masks of the chips, and the structural dielectric material electrically isolate the metallization layer from the edges of the chips, and from one or more electrical structures of the chips in the chips-first layer.Type: ApplicationFiled: June 24, 2008Publication date: December 25, 2008Applicant: EPIC Technologies, Inc.Inventors: James E. Kohl, Charles W. Eichelberger
-
Patent number: 7112467Abstract: Structure and method for temporarily holding at least one integrated circuit chip during packaging thereof are presented. A support plate has a release film secured to a main surface thereof. The support plate and release film allow UV light to pass therethrough. A UV curable chip adhesive is disposed over the release film for holding the at least one integrated circuit chip. After placement of the at least one integrated circuit chip in the UV curable chip adhesive, the UV curable chip adhesive is cured by UV light shone through the support plate and release film. As one example, the release film includes a UV release adhesive and the UV curable chip adhesive and UV release adhesive have a differential response to UV light which allows curing of the UV curable chip attach without release of the UV release adhesive.Type: GrantFiled: November 15, 2004Date of Patent: September 26, 2006Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, Paul V. Starenas
-
Publication number: 20060000642Abstract: An interposer is provided which includes a PCB having compliant pins connected to a first surface of the PCB. A plurality of vias located in the PCB are connected to the compliant pins and extend from the first surface toward a second surface of the PCB. A method for making an interposer is also provided.Type: ApplicationFiled: July 20, 2004Publication date: January 5, 2006Applicant: EPIC Technology Inc.Inventor: Larry Dittmann
-
Publication number: 20050205988Abstract: A die package is provided including a circuit board with a recess for a die mounting area. A cap receiving area is located in the circuit board at least partially around the recess for the die mounting area. A cap located in the cap receiving area includes resilient contacts corresponding to at least some contact pad locations on one of a die or a secondary circuit board affixed to die to establish contact between the resilient contacts on the cap and the contact pad locations. A die for use with the die package can include contact pads in the heretofore unused center area of the die, as well as the typical peripheral contact pads, allowing more IO connections, more efficient connections and greater contact pad areas.Type: ApplicationFiled: July 19, 2004Publication date: September 22, 2005Applicant: EPIC Technology Inc.Inventor: Eric Radza
-
Publication number: 20050204538Abstract: A method for making a contact begins by providing a sheet of material. A portion of the sheet is deep drawn to form a cavity having at least one sidewall, the cavity extending away from a rim formed by a non-drawn portion of the sheet. At least one spring member is defined from the at least one sidewall and is bent such that at least a portion of the at least one spring member extends beyond the rim.Type: ApplicationFiled: July 16, 2004Publication date: September 22, 2005Applicant: EPIC Technology Inc.Inventor: Larry Dittmann
-
Publication number: 20050208787Abstract: An electrical interposer including first and second surfaces is provided. A plurality of compliant pins are connected to the first surface of the substrate, each of the compliant pins having a drawn body with at least one side wall extending along a longitudinal axis thereof substantially perpendicular to the substrate. A plurality of contact elements are connected to the substrate for making electrical contact with a device facing the second surface of the substrate. Electrical paths connect the compliant pins to the contact elements.Type: ApplicationFiled: July 20, 2004Publication date: September 22, 2005Applicant: EPIC Technology Inc.Inventor: Larry Dittmann
-
Publication number: 20050208786Abstract: An interposer and method for making same is disclosed. A metallic sheet is formed with a plurality of spring members. A first sheet of insulative material is provided on a top surface of the metallic sheet and a second sheet of insulative material is provided on a bottom surface of the metallic sheet. The insulative material sheets each include a plurality of flaps wherein each flap at least partially corresponds to a particular one of the spring members in the metallic sheet. A conductive material is located in a predefined pattern on the first and second insulative sheets having a conductive contact portion extending onto the flaps. Vias are connected to the conductive material and extend through metallic and insulative sheets to provide electrical connectivity.Type: ApplicationFiled: July 2, 2004Publication date: September 22, 2005Applicant: EPIC Technology Inc.Inventor: Larry Dittmann