Patents Assigned to Fujian Jinhua Integrated Circuit Co., Ltd.
-
Patent number: 11980018Abstract: The present disclosure relates to a semiconductor device and a method of fabricating the same, which includes a substrate, a plurality of bit lines, a plurality of first plugs, a first spacer, a second spacer, a plurality of second plugs and a metal silicide layer. The bit lines are disposed on the substrate. The first plugs are disposed on the substrate and separated from the bit lines. The first spacer and the second spacer are disposed between each of the bit lines and the first plugs, and include a first height and a second height respectively. The second plugs are disposed on the first plugs respectively, and the metal silicide layer is disposed between the first plugs and the second plugs, wherein an end surface of the metal silicide layer is clamped between the second spacer and the first spacer.Type: GrantFiled: August 8, 2021Date of Patent: May 7, 2024Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Patent number: 11967571Abstract: A semiconductor structure and a method of fabricating therefor are disclosed. A second contact pad (500) is arranged lateral to a first contact pad (420) in an interconnect structure (400). As a result, during fabrication of the interconnect structure (400), the first contact pad (420) will not be present alone in a large bland area, due to the presence of the second contact pad (500). Thus, a pattern feature for the first contact pad (420) will not be over-resolved, increasing formation accuracy of the first contact pad (420) and thus guaranteeing good electrical transmission performance of the resulting interconnect structure (400).Type: GrantFiled: March 17, 2020Date of Patent: April 23, 2024Assignee: FUJIAN JINHUA INTEGRATED CIRCUIT CO., LTD.Inventors: Yi-Wang Jhan, Yung-Tai Huang, Xin You, Xiaopei Fang, Yu-Cheng Tung
-
Publication number: 20240130104Abstract: A semiconductor structure including a substrate, a first dielectric layer disposed on the substrate, a second dielectric layer disposed on the first dielectric layer and in physical contact with the first dielectric layer, an opening on the substrate and having a lower portion through the first dielectric layer and an upper portion through the second dielectric layer, an conductive layer disposed on the second dielectric layer at two sides of the opening and in physical contact with the second dielectric layer, a contact structure disposed in the lower portion of the opening, and a passivation layer covering a top surface of the contact structure, a sidewall of the second dielectric layer, and a sidewall of the conductive layer.Type: ApplicationFiled: December 27, 2023Publication date: April 18, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yi-Wang Jhan, Fu-Che Lee, Gang-Yi Lin, An-Chi Liu, Yifei Yan, Yu-Cheng Tung
-
Publication number: 20240128959Abstract: The slew rate control circuit includes a slew rate control unit, a capacitive delay unit, a delay unit, a first output unit, a second output unit, and a third output unit. The slew rate control unit is used for receiving a plurality of control voltages. The capacitive delay unit is coupled to the slew rate control unit for receiving an input signal. The delay unit is coupled to the capacitive delay unit. The first output unit and the second output unit are coupled to the capacitive delay unit. The third output unit is coupled to the delay unit. The first output signal and the second output signal are two signals without controllable slew rates. A slew rate of the third output signal is controlled by the capacitive delay unit. A slew rate of the fourth output signal is controlled by the capacitive delay unit and the delay unit.Type: ApplicationFiled: April 12, 2023Publication date: April 18, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: MINHO PARK, CHUL SOO KIM
-
Publication number: 20240120329Abstract: The present disclosure provides a method of fabricating a semiconductor device, which includes a substrate, an active structure, and a shallow trench isolation. The active structure is disposed in the substrate and includes a first active area, a second active area disposed outside the first active area, and a third active area disposed outside the second active area. The shallow trench isolation is disposed in the substrate to surround the active structure. Through the second active area and the third active of the active structure, the structural stability of the semiconductor device may be enhanced to improve the stress around the semiconductor device, thereby preventing from structural collapse or deformation.Type: ApplicationFiled: December 4, 2023Publication date: April 11, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yifei Yan
-
Patent number: 11943911Abstract: A semiconductor structure for a memory device includes a substrate including a memory cell region and a peripheral circuit region defined thereon, at least an active region formed in the peripheral circuit region, a buried gate structure formed in the active region in the peripheral circuit region, a conductive line structure formed on the buried gate structure, and at least a bit line contact plug formed in the memory cell region.Type: GrantFiled: August 13, 2018Date of Patent: March 26, 2024Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yukihiro Nagai
-
Patent number: 11943909Abstract: A semiconductor memory device and a method of forming the same are provided, with the semiconductor memory device including a substrate, a stacked structure, plural openings, plural flared portions and an electrode layer. The stacked structure is disposed on the substrate and includes alternately stacked oxide material layers and stacked nitride material layers. Each of the openings is disposed in the stacked structure, and each of the flared portions is disposed under each of the openings, in connection with each opening. The electrode layer is disposed on surfaces of each opening and each flared portion.Type: GrantFiled: November 5, 2020Date of Patent: March 26, 2024Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Feng-Yi Chang, Fu-Che Lee
-
Publication number: 20240088209Abstract: A capacitor structure and a manufacturing method thereof are disclosed in this invention. The capacitor structure includes a first electrode, a second electrode, and a capacitor dielectric stacked layer. The capacitor dielectric stacked layer is disposed between the first electrode and the second electrode, and the capacitor dielectric stacked layer includes a first dielectric layer. The first dielectric layer includes a first zirconium oxide layer and a first zirconium silicon oxide layer. A manufacturing method of a capacitor structure includes the following steps. A capacitor dielectric stacked layer is formed on a first electrode, and the capacitor dielectric stacked layer includes a first dielectric layer. The first dielectric layer includes a first zirconium oxide layer and a first zirconium silicon oxide layer. Subsequently, a second electrode is formed on the capacitor dielectric stacked layer, and the capacitor dielectric stacked layer is located between the first electrode and the second electrode.Type: ApplicationFiled: November 14, 2023Publication date: March 14, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Chia-Wei Wu, Yu-Cheng Tung
-
Patent number: 11930631Abstract: The present disclosure relates to a semiconductor memory device and a fabricating method thereof, and the semiconductor memory device includes a substrate, bit lines, plugs and a spacer structure. The bit lines are separately disposed on the substrate, and the plugs are also disposed on the substrate to alternately arrange with the bit lines. The spacer structure is disposed on the substrate, between each of the bit lines and each of the plugs. The spacer structure includes a first air gap layer, a first spacer and a second air gap layer, and the first air gap layer, the first spacer and the second air gap layer are sequentially stacked between sidewalls of the bit lines and the plugs. Therefore, two air gap layers may be formed between the bit lines and the storage node contacts to improve the delay between the resistor and the capacitor.Type: GrantFiled: January 11, 2022Date of Patent: March 12, 2024Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Ken-Li Chen, Yifei Yan, Yu-Cheng Tung
-
Publication number: 20240081043Abstract: The present disclosure provides a semiconductor device and a method of fabricating the same, which includes a substrate, a resistor structure, a bit line structure, and a bit line contact. The substrate has an active area and a plurality of isolating regions. The resistor structure is disposed on the isolating regions, and includes a first semiconductor layer, a first capping layer, a first spacer. The bit line structure is disposed on the substrate to intersect the active area and the isolating regions, and includes a second semiconductor layer, a first conductive layer, a second capping layer, and a second spacer. The bit line contact is disposed in the substrate to partially extend into the second semiconductor layer, wherein the bit line contact and the first semiconductor layer include a same semiconductor material.Type: ApplicationFiled: November 24, 2022Publication date: March 7, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yukihiro Nagai
-
Publication number: 20240064960Abstract: The present disclosure provides a semiconductor memory device and a fabricating method thereof, which includes a substrate, a plurality of buried word lines, and a plurality of storage node contacts. The substrate includes a plurality of active areas and a shallow trench isolation. The buried word lines are embedded in the substrate, across the shallow trench isolation and the active areas. The storage node contacts directly contact the active areas and include a plurality of first plugs, with each first plug including an insulating material and a conductive material stacked sequentially from bottom to top. Within the semiconductor memory device, at least one active area simultaneously contacts two of the first plugs, or a storage node pad physically contacts at least two of the first plugs. Thus, the present disclosure is beneficial on forming the semiconductor memory device with better component reliability.Type: ApplicationFiled: December 14, 2022Publication date: February 22, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Yu-Cheng Tung
-
Patent number: 11910595Abstract: The invention discloses a semiconductor memory device, which is characterized by comprising a substrate defining a cell region and an adjacent periphery region, a plurality of bit lines are arranged on the substrate and arranged along a first direction, each bit line comprises a conductive part, and the bit line comprises four sidewalls, and a spacer surrounds the four sidewalls of the bit line, the spacer comprises two short spacers covering two ends of the conductive part, two long spacers covering the two long sides of the conductive part, and a plurality of storage node contact isolations located between any two adjacent bit lines, at least a part of the storage node contact isolations cover directly above the spacers. The structure of the invention can improve the electrical isolation effect, preferably avoid leakage current and improve the quality of components.Type: GrantFiled: August 23, 2021Date of Patent: February 20, 2024Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang, Shih-Han Hung, Li-Wei Feng
-
Publication number: 20240057315Abstract: A semiconductor device includes a substrate, a plurality of active regions disposed in the substrate and respectively extending along a first direction and arranged into an array, and a plurality of isolation structures disposed in the substrate between the active regions. The isolation structures respectively comprise an upper portion and a lower portion, wherein a sidewall of the upper portion comprises a first slope, a sidewall of the lower portion comprises a second slop, and the first slope and the second slope are different. The semiconductor device further includes a plurality of semiconductor layers disposed between the upper portions of the isolation structures and the active regions.Type: ApplicationFiled: November 9, 2022Publication date: February 15, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Publication number: 20240057310Abstract: A semiconductor memory device includes a substrate, and a plurality of contact pads and a capacitor array structure disposed on an array region of the substrate. The capacitor array structure includes a plurality of capacitors respectively disposed on the contact pads and a middle supporting layer extending laterally between waist portions of the capacitors to define an upper portion and a lower portion of each of the capacitors. The lower portions of the capacitors near the edge of the array region are tilted. The upper portions of the capacitors near the edge of the array region have misalignments to the contact pads. The stress in the capacitor array structure of the semiconductor memory device may be reduced.Type: ApplicationFiled: December 26, 2022Publication date: February 15, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yincong Hong, Chia-Hung Wang, Yue Liu, Chung-Ping Hsia
-
Patent number: 11903181Abstract: A semiconductor structure includes a substrate comprising a peripheral region and a memory region defined thereon, a first dielectric layer disposed on the substrate, a second dielectric layer disposed on the first dielectric layer, an opening on the peripheral region of the substrate and having a lower portion through the first dielectric layer and an upper portion through the second dielectric layer, an interconnecting structure disposed on the second dielectric layer and two sides of the opening, a contact structure disposed in the lower portion of the opening, and a spacer covering a top surface of the contact structure, a sidewall of the second dielectric layer, and a sidewall of the interconnecting structure.Type: GrantFiled: July 19, 2021Date of Patent: February 13, 2024Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yi-Wang Jhan, Fu-Che Lee, Gang-Yi Lin, An-Chi Liu, Yifei Yan, Yu-Cheng Tung
-
Publication number: 20240049447Abstract: A semiconductor memory device includes a substrate, at least one word line, a plurality of bit lines and a plurality of insulating structures. The word line is disposed in the substrate, extends along a first direction, and includes a gate cap layer. The bit lines are disposed on the substrate and respectively extend along a second direction. The bit line crosses the word line, and includes a conductive layer. The insulating structures are disposed on the word line and respectively disposed between the bit lines. The bottom surface of the insulating structure is located in the gate cap layer. The area of the top surface of the insulating structure is larger than the area of the bottom surface of the insulating structure.Type: ApplicationFiled: October 17, 2023Publication date: February 8, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Yu-Cheng Tung
-
Publication number: 20240047519Abstract: A semiconductor device includes a substrate; at least one trench located at a top surface of the substrate; and a first dielectric layer, a second dielectric layer and a third dielectric layer that are sequentially stacked on an inner wall of each of the at least one trench. A topmost surface of the first dielectric layer is lower than a topmost surface of the second dielectric layer and the top surface of the substrate, to form a first groove between the second dielectric layer and the substrate. An edge corner between the top surface of the substrate and the inner wall of each of the at least one trench is in a shape of a fillet curve. The fillet structure is smooth and round without a sharp corner, reducing point discharge and improving reliability of the shallow trench isolation structure.Type: ApplicationFiled: October 16, 2023Publication date: February 8, 2024Applicant: Fujian Jinhua Integrated Circuit Co., LtdInventors: Huixian Lai, Yu Cheng Tung, Chao-Wei Lin, Chiayi Chu
-
Publication number: 20240040773Abstract: The present disclosure provides a semiconductor device and a method of fabricating the same, the semiconductor device includes a substrate, an insulating layer, a plurality of bit lines, and a bit line contact. The insulating layer is disposed on the substrate, the bit lines are disposed on the insulating layer, and the bit line contact is disposed between the bit lines and the substrate, to electrically connect the bit lines, wherein the bit line contact comprises a first conductive layer and a first oxidized interface layer, and a bottommost surface of the first oxidized interface layer is lower than a top surface of the insulating layer. Through these arrangements, the semiconductor device includes the bit line contact having a composite semiconductor layer, which is allowable to improve the structural reliability of the bit lines and the bit line contacts, thereby achieve better performance.Type: ApplicationFiled: August 16, 2022Publication date: February 1, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Changfu Ye, Tsuo-Wen Lu, Mingqin Shangguan, Xiqin Wang
-
Publication number: 20240040764Abstract: The invention discloses a pattern layout of an active region and a forming method thereof. The feature of the present invention is that in the sub-pattern unit, an appropriate active area pattern is designed according to the bit line pitch (BLP) and the word line pitch (WLP), the active area pattern is a stepped pattern formed by connecting a plurality of rectangular patterns in series, and the active area pattern is arranged along a first direction, the angle between the first direction and the horizontal direction is A. In addition, according to the angle A, the shortest distance (P) between adjacent stepped patterns, the length and width of sub-pattern units, etc., The positions of some stepped active area patterns are adjusted, so that the distance between multiple active area patterns can be consistent when being repeatedly arranged, thereby improving the uniformity of overall pattern distribution.Type: ApplicationFiled: October 13, 2023Publication date: February 1, 2024Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yifei Yan
-
Patent number: 11887977Abstract: The present disclosure provides a semiconductor device and a method of fabricating the same, which includes a substrate, an active structure, and a shallow trench isolation. The active structure is disposed in the substrate and includes a first active area, a second active area disposed outside the first active area, and a third area disposed outside the second active area. The shallow trench isolation is disposed in the substrate to surround the active structure. Through the second active area and the third active of the active structure, the structural stability of the semiconductor device may be enhanced to improve the stress around the semiconductor device, thereby preventing from structural collapse or deformation.Type: GrantFiled: April 25, 2022Date of Patent: January 30, 2024Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yifei Yan