Patents Assigned to Hypres, Inc.
-
Patent number: 8159825Abstract: A method for electrically interconnecting two substrates, each having a corresponding set of preformed electrical contacts, the substrates comprising an electronic circuit, and the resulting module, is provided. A liquid curable adhesive is provided over the set of contacts of a first substrate, and the set of electrical contacts of the second substrate is aligned with the set of electrical contacts of the first substrate. The sets of electrical contacts of the first and second substrate are compressed to displace the liquid curable adhesive from the inter-contact region, and provide electrical communication between the respective sets of electrical contacts. The liquid curable adhesive is then cured to form a solid matrix which maintains a relative compression between the respective sets of electrical contacts. One embodiment of the module comprises a high-speed superconducting circuit which operates at cryogenic temperatures.Type: GrantFiled: August 18, 2007Date of Patent: April 17, 2012Assignee: Hypres Inc.Inventor: Vladimir V. Dotsenko
-
Patent number: 8055318Abstract: A new family of superconducting materials with critical temperature up to 55 K have recently been discovered, comprising a crystal structure with atomic layers of iron and arsenic alternating with atomic layers of rare-earth oxide or alkaline earth. The present invention identifies structures for integrated circuit elements (including Josephson junctions) in these and related materials. These superconducting circuit elements will operate at a higher temperature than low-temperature superconductors such as niobium, and may be easier to manufacture than prior-art high-temperature superconductors based on copper-oxides.Type: GrantFiled: April 22, 2009Date of Patent: November 8, 2011Assignee: Hypres, Inc.Inventor: Alan M. Kadin
-
Patent number: 8055235Abstract: A system and method for receiving a signal, comprising an input adapted to receive a radio frequency signal having a strong interferer; a signal generator, adapted to produce a representation of the interferer as an analog signal generated based on an oversampled digital representation thereof; and a component adapted to cancel the strong interferer from radio frequency signal based on the generated analog signal to produce a modified radio frequency signal substantially absent the interferer. The system typically has a nonlinear component that either saturates or produces distortion from the strong interferer, which is thereby reduced. The system preferably employs high speed circuits which digitize and process radio frequency signals without analog mixers.Type: GrantFiled: May 1, 2009Date of Patent: November 8, 2011Assignee: Hypres, Inc.Inventors: Deepnarayan Gupta, Amol Inamdar
-
Patent number: 8050648Abstract: Digital mixers which permit mixing of asynchronous signals may be constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ non-destructive readout cell (NDRO), an RSFQ D flip-flop, an RSFQ XOR circuit, and an RSFQ T flip-flop. A binary tree arrangement of T flip-flops can be used to provide in-phase and quadrature phase-divided replicas of a reference signal. The mixing elements can be either an XOR circuit, a dual port NDRO circuit functioning as a multiplexer or an RS type NDRO functioning as an AND gate. The RSFQ logic elements utilize Josephson junctions which operate in superconducting temperature domains.Type: GrantFiled: March 16, 2010Date of Patent: November 1, 2011Assignee: Hypres, Inc.Inventors: Alexander F. Kirichenko, Deepnarayan Gupta, Saad Sarwana
-
Patent number: 8045660Abstract: A method for reducing interference, comprising receiving a wideband signal, having at least one large amplitude component; adaptively modifying the wideband signal with respect to at least one high intensity component without substantial introduction of non-linear distortion, while reducing a residual dynamic range thereof; digitizing the modified wideband signal to capture information describing at least the high intensity signal at a sampling rate sufficient to extract modulated information present within the wideband signal at an upper limit of the band. The system analyzes a spectral characteristic of the wideband signal; and extracts adaptation parameters for the adaptive filtering. The system therefore provides both large net dynamic range and wideband operation.Type: GrantFiled: December 14, 2007Date of Patent: October 25, 2011Assignee: Hypres, Inc.Inventor: Deepnarayan Gupta
-
Patent number: 7991814Abstract: The invention includes a novel differentiator cell, a novel resample unit cell, and precision synchronization circuitry to ensure proper timing of the circuits and systems at the anticipated ultra-high speed of operation. The novel differentiator cell includes circuitry for combining a carry input signal, a data bit signal and the output signal of a NOT cell and applying the signals as distinct and separate pulses to the input of a toggle flip-flop (TFF) for producing an asynchronous carry output and a clocked data output. The novel differentiator cells can be interconnected to form a multi-bit differentiator circuit using appropriate delay and synchronization circuitry to compensate for delays in producing the carry output of each cell which is applied to a succeeding cell.Type: GrantFiled: August 24, 2007Date of Patent: August 2, 2011Assignee: Hypres, IncInventors: Timur V. Filippov, Oleg A. Mukhanov
-
Patent number: 7991013Abstract: A system and method for receiving radio frequency signals, comprising a plurality of analog signal couplers, for communicating a representation of a radio frequency signal; a respective analog to digital converter for each of said couplers, each having an output presenting a digital representation of the representation and an associated clock; a non-blocking switch matrix, receiving the plurality of outputs and associated clocks, and producing a plurality of regenerated outputs and associated regenerated clocks under selective control of a switch matrix signal; and a plurality of digital radio frequency signal processors, adapted to receive at least one regenerated output from the non-blocking switch matrix and associated regenerated clock.Type: GrantFiled: December 28, 2007Date of Patent: August 2, 2011Assignee: Hypres, Inc.Inventors: Deepnarayan Gupta, Oleg A. Mukhanov
-
Patent number: 7956640Abstract: A digital radio frequency switch system and method, adapted to receive a plurality of inputs, generate a plurality of outputs, and simultaneously route a plurality of inputs to any of a plurality of outputs, comprising an array comprising a plurality of inputs, having a plurality of associated clocks; a digital control input adapted to receive a signal indicative of a mapping between at least one of said inputs and at least one respective output; a digital logic array, responsive to said digital control input for simultaneously communicating a plurality of signals each corresponding to one of the plurality of inputs and a respective associated clock to at least one of said outputs indicated by the digital control input; and an array of the outputs, each adapted to present a regenerated signal corresponding to one of the plurality of inputs and a respective associated synchronized regenerated clock maintaining accurate relative timing therebetween.Type: GrantFiled: December 28, 2007Date of Patent: June 7, 2011Assignee: Hypres, Inc.Inventors: Deepnarayan Gupta, Alexander F. Kirichenko
-
Patent number: 7944253Abstract: A digital programmable frequency divider is constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ non-destructive readout cell (NDRO), RSFQ D flip-flop and an RSFQ T flip-flop. A digital word comprising N bits is used to control the amount of frequency division and the frequency divider selectively imparts a respective frequency division for any of 2n states that can be represented by the digital word. The RSFQ logic elements utilize Josephson junctions which operate in superconducting temperature domains.Type: GrantFiled: June 30, 2009Date of Patent: May 17, 2011Assignee: Hypres, Inc.Inventor: Alexander F. Kirichenko
-
Patent number: 7928875Abstract: A superconducting Analog-to-Digital Converter (ADC) employing rapid-single-flux-quantum (RSFQ) logic is disclosed. The ADC has only superconductor active components, and is characterized as being an Nth-order bandpass sigma-delta ADC, with the order āNā being at least 2. The ADC includes a sequence of stages, which stages include feedback loops and resonators. The ADC further includes active superconducting components which directionally couple resonator pairs of adjacent stages. The active superconducting components electrically shield the higher order resonator from the lower order resonator. These active superconductor components include a superconducting quantum interference device (SQUID) amplifier, which is inductively coupled to the higher order resonator, and may include a Josephson transmission line (JTL), which is configured to electrically connect the SQUID amplifier to the lower order resonator. The first stage of ADC may employ an implicit feedback loop.Type: GrantFiled: August 26, 2009Date of Patent: April 19, 2011Assignee: Hypres, Inc.Inventor: Dmitri Kirichenko
-
Patent number: 7917798Abstract: An important component in digital circuits is a phase rotator, which permits precise time-shifting (or equivalently, phase rotation) of a clock signal within a clock period. A digital phase rotator can access multiple discrete values of phase under digital control. Such a device can have application in digital clock synchronization circuits, and can also be used for a digital phase modulator that encodes a digital signal. A digital phase rotator has been implemented in superconducting integrated circuit technology, using rapid single-flux-quantum logic (RSFQ). This circuit can exhibit positive or negative phase shifts of a multi-phase clock. Arbitrary precision can be obtained by cascading a plurality of phase rotator stages. Such a circuit forms a phase-modulator that is the core of a direct digital synthesizer that can operate at multi-gigahertz radio frequencies.Type: GrantFiled: January 19, 2007Date of Patent: March 29, 2011Assignee: Hypres, Inc.Inventor: Amol Ashok Inamdar
-
Patent number: 7903456Abstract: A high-speed lookup table is designed using Rapid Single Flux Quantum (RSFQ) logic elements and fabricated using superconducting integrated circuits. The lookup table is composed of an address decoder and a programmable read-only memory array (PROM). The memory array has rapid parallel pipelined readout and slower serial reprogramming of memory contents. The memory cells are constructed using standard non-destructive reset-set flip-flops (RSN cells) and data flip-flops (DFF cells). An n-bit address decoder is implemented in the same technology and closely integrated with the memory array to achieve high-speed operation as a lookup table. The circuit architecture is scalable to large two-dimensional data arrays.Type: GrantFiled: October 27, 2008Date of Patent: March 8, 2011Assignee: Hypres, Inc.Inventors: Alexander F. Kirichenko, Timur V. Filippov, Deepnarayan Gupta
-
Patent number: 7816940Abstract: Supercooled electronics often use Rapid Single Flux Quantum (RSFQ) digital circuits. The output voltages from RSFQ devices are too low to be directly interfaced with semiconductor electronics, even if the semiconductor electronics are cooled. Techniques for directly interfacing RSFQ digital circuits with semiconductor electronics are disclosed using a novel inverting transimpedance digital amplifier in conjunction with a non-inverting transimpedance digital amplifier to create a differential transimpedance digital amplifier that permits direct interfacing between RSFQ and semiconductor electronics.Type: GrantFiled: August 4, 2009Date of Patent: October 19, 2010Assignee: Hypres, Inc.Inventors: Deepnarayan Gupta, Amol Inamdar
-
Patent number: 7786786Abstract: A multiphase clock circuit in which bit errors are propagated only for the duration of the clock cycle in which a bit error occurs. The circuit recovers automatically from bit errors and is capable of operating at high frequency with high clock precision. The multiphase clock circuit can generate a plurality of clock pulse streams, each pulse stream at the same clock frequency, with fixed phase relationships among the streams. The multiphase clock circuit includes a master clock signal of frequency fc which is applied to a divide by N frequency divider circuit for producing a base clock signal of fc/N. The base clock signal is sequentially applied to the data input of a series chain of N clocked data flip-flops (DFFs) each of which is simultaneously clocked by a clock signal of frequency fc to produce N clock signals of base frequency fc/N separated from each other by a constant time delay T=1/fc.Type: GrantFiled: December 17, 2008Date of Patent: August 31, 2010Assignee: Hypres, Inc.Inventor: Dmitri Kirichenko
-
Patent number: 7750664Abstract: A programmable phase shifter is constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ inverter and an RSFQ T flip-flop. A digital word comprising N bits is used to control the amount of phase shift and the phase shifter selectively imparts a respective phase shift for any of 2N states that can be represented by the digital word. The RSFQ logic elements utilize Josephson junctions which operate in the superconducting temperature domain.Type: GrantFiled: March 13, 2009Date of Patent: July 6, 2010Assignee: Hypres, IncInventor: Alexander F. Kirichenko
-
Patent number: 7701286Abstract: A broadband multibit digital radio-frequency (RF) signal is synthesized digitally. to convert the digital signal to a high-power analog signal for RF transmission. Each bit (or cluster of bits) of the digital signal is first separately amplified using a fast switching amplifier with a controlled dc power supply voltage. The DC voltages are weighted to match the significance of the bits, and controlled by a set of calibrated DC reference sources to maintain high precision. The amplified digital signals from the various bits are then combined and passed through an appropriate analog filter to generate the RF signal to be transmitted. Such a signal can exhibit broad bandwidth, high dynamic range, excellent linearity, and low noise. Preferred embodiments of this system can incorporate superconducting electronic elements. For ultimate precision, a set of primary or secondary DC voltage standards can be used to regulate the switching amplifier supply voltages.Type: GrantFiled: December 18, 2007Date of Patent: April 20, 2010Assignee: Hypres, Inc.Inventors: Deepnarayan Gupta, Alan Kadin
-
Patent number: 7680474Abstract: Digital mixers which permit mixing of asynchronous signals are constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ non-destructive readout cell (NDRO), an RSFQ D flip-flop, an RSFQ XOR circuit, and an RSFQ T flip-flop. A binary tree arrangement of T flip-flops can be used to provide in-phase and quadrature phase-divided replicas of a reference signal. The mixing elements can be either an XOR circuit, a dual port NDRO circuit functioning as a multiplexer or an RS type NDRO functioning as an AND gate. The RSFQ logic elements utilize Josephson junctions which operate in superconducting temperature domains.Type: GrantFiled: October 4, 2005Date of Patent: March 16, 2010Assignee: Hypres Inc.Inventors: Alexander F. Kirichenko, Deepnarayan Gupta, Saad Sarwana
-
Patent number: 7615385Abstract: A new technique is presented for improving the microfabrication yield of Josephson junctions in superconducting integrated circuits. This is based on the use of a double-layer lithographic mask for partial anodization of the side-walls and base electrode of the junctions. The top layer of the mask is a resist material, and the bottom layer is a dielectric material chosen so as to a) maximize adhesion between the resist and the underlying superconducting layer, b) be etch-compatible with the underlying superconducting layer, and c) be insoluble in the resist and anodization processing chemistries. In a preferred embodiment of the invention, the superconductor is niobium, the material on top of this is silicon dioxide, and the top layer is conventional photoresist or electron-beam resist. The use of this combination results in a substantial increase in the fabrication yield of high-density superconducting integrated circuits due to increase in junction uniformity and reduction in defect density.Type: GrantFiled: December 27, 2006Date of Patent: November 10, 2009Assignee: Hypres, IncInventor: Sergey K. Tolpygo
-
Patent number: 7570075Abstract: Supercooled electronics often use Rapid Single Flux Quantum (RSFQ) digital circuits. The output voltages from RSFQ devices are too low to be directly interfaced with semiconductor electronics, even if the semiconductor electronics are cooled. Techniques for directly interfacing RSFQ digital circuits with semiconductor electronics are disclosed using a novel inverting transimpedance digital amplifier in conjunction with a non-inverting transimpedance digital amplifier to create a differential transimpedance digital amplifier that permits direct interfacing between RSFQ and semiconductor electronics.Type: GrantFiled: June 29, 2007Date of Patent: August 4, 2009Assignee: Hypres, Inc.Inventors: Deepnarayan Gupta, Amol Inamdar
-
Patent number: 7554369Abstract: A digital programmable frequency divider is constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ non-destructive readout cell (NDRO), RSFQ D flip-flop and an RSFQ T flip-flop. A digital word comprising N bits is used to control the amount of frequency division and the frequency divider selectively imparts a respective frequency division for any of 2N states that can be represented by the digital word. The RSFQ logic elements utilize Josephson junctions which operate in superconducting temperature domains.Type: GrantFiled: November 21, 2007Date of Patent: June 30, 2009Assignee: Hypres, Inc.Inventor: Alexander F. Kirichenko