Patents Assigned to KEY FOUNDRY CO., LTD.
-
Publication number: 20240136276Abstract: A semiconductor device includes a bottom metal line and a bottom electrode disposed on a substrate, a thick inter-metal dielectric layer disposed on the bottom metal line and the bottom electrode, a first via disposed on the bottom metal line disposed in the thick inter-metal dielectric layer, a second via disposed on the first via, a top metal line disposed on the second via and overlapping the bottom metal line, a low bandgap dielectric layer disposed on the thick inter-metal dielectric layer, a hard mask layer disposed on the low bandgap dielectric layer, a top electrode disposed on the hard mask layer and overlapping the bottom electrode, and a passivation layer disposed on the top metal line and the top electrode.Type: ApplicationFiled: April 11, 2023Publication date: April 25, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Jong Yeul JEONG, Sang Geun KOO, Jeong Ho SHEEN, Kang Sup SHIN
-
Publication number: 20240112948Abstract: A manufacturing method for a semiconductor device, includes: forming a first gate structure and a second gate structure on a substrate; forming a deep trench isolation (DTI) hard mask on the first and second gate structures; forming a deep trench isolation disposed between the first gate structure and the second gate structure; depositing a first undoped oxide layer in the deep trench isolation; performing a first etch-back process on the first undoped oxide layer to remove a portion of the undoped oxide layer; depositing a first deep trench isolation (DTI) gap-fill layer on a remaining portion of the undoped oxide layer, and performing a second etch-back process on the first DTI gap-fill layer; depositing a second DTI gap-fill layer to seal the deep trench isolation, and forming a planarized second DTI gap-fill layer by a planarization process; and depositing a second undoped layer on the planarized second DTI gap-fill layer.Type: ApplicationFiled: February 28, 2023Publication date: April 4, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Kwang Il KIM, Yang Beom KANG, Sang Min HAN, Seong Hyun KIM
-
Publication number: 20240105838Abstract: A semiconductor device includes a device region, including a source contact, a drain contact formed on a substrate, and a gate contact formed between the source contact and the drain contact; an isolation region surrounding the device region, the isolation region including an N-type semiconductor region formed on the substrate, a first silicide layer and a second silicide layer formed in the N-type semiconductor region and separated from each other by an isolation layer, and an anode contact and a cathode contact connected to the first silicide layer and the second silicide layer, respectively; and a Schottky barrier diode formed inside the isolation region by a junction of the first silicide layer and the N-type semiconductor region. The anode contact is connected to the source contact, and the cathode contact is connected to the drain contact.Type: ApplicationFiled: April 18, 2023Publication date: March 28, 2024Applicant: KEY FOUNDRY CO., LTD.Inventor: Tae Hoon LEE
-
Publication number: 20240088247Abstract: A split gate MOSFET is provided. The split gate MOSFET may have a low capacitance between a gate electrode and a source electrode. The trench MOSFET includes a substrate; a gate trench formed on the substrate; a sidewall insulating layer formed on a sidewall of the gate trench; a source electrode surrounded by the sidewall insulating layer; a first upper electrode provided above the source electrode; a first inter-electrode insulating layer formed between the source electrode and the first upper electrode; a second upper electrode formed adjacent to a side of the first upper electrode and surrounding the first upper electrode; and an interlayer insulating layer formed on the first upper electrode and the second upper electrode.Type: ApplicationFiled: November 20, 2023Publication date: March 14, 2024Applicant: KEY FOUNDRY CO., LTD.Inventor: Hyunkwang SHIN
-
Publication number: 20240080036Abstract: The analog-to-digital converter (ADC) includes a sample and hold circuit configured to sample an analog input voltage and hold the sampled voltage. The sample and hold circuit includes: an analog switch configured to generate a boosting voltage obtained by adding a constant voltage to the analog input voltage, and output an analog output voltage corresponding to the analog input voltage by using the boosting voltage; and a capacitor in which the analog output voltage is charged.Type: ApplicationFiled: February 28, 2023Publication date: March 7, 2024Applicant: KEY FOUNDRY CO., LTD.Inventor: Hunbae CHOI
-
Patent number: 11923368Abstract: A semiconductor device includes a first junction-gate field-effect transistor (JFET) having a first pinch-off voltage, and a second JFET having a second pinch-off voltage higher than the first pinch-off voltage. The first JFET includes a first top gate region disposed on a surface of a substrate, a first channel region surrounding the first top gate region, and a first bottom gate region disposed under the first channel region. The second JFET includes a second top gate region disposed on the surface and having a same depth with the first top gate region relative to the surface, a second channel region surrounding the second top gate region and disposed deeper than the first channel region relative to the surface, and a second bottom gate region disposed under the second channel region and being deeper than the first bottom gate region relative to the surface.Type: GrantFiled: December 17, 2021Date of Patent: March 5, 2024Assignee: KEY FOUNDRY CO., LTD.Inventors: Ji Man Kim, Hee Hwan Ji, Song Hwa Hong
-
Publication number: 20240071540Abstract: Various embodiments of the present disclosure relate to a non-volatile memory device including a sense amplifier and an operation method thereof. The non-volatile memory device may include: a memory cell array comprising a plurality of memory cells; and the sense amplifier configured to read data of the plurality of memory cells and output the read data. The sense amplifier may include: a first stage sense amplifier configured to sense a voltage difference between a reference voltage and a voltage of a bit line connected to at least one memory cell among the plurality of memory cells, and perform a primary amplification of the sensed voltage difference; and a second stage sense amplifier configured to perform a secondary amplification of a first result of the primary amplification and output a second result of the secondary amplification.Type: ApplicationFiled: November 6, 2023Publication date: February 29, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Seong Jun PARK, Sung Bum PARK, Kee Sik AHN
-
Patent number: 11915767Abstract: A negative voltage switching device includes a first switching circuit configured to transmit a first negative voltage, a second switching circuit configured to transmit a second negative voltage, and a switching selection circuit configured to select one of the first switching circuit or the second switching circuit for transmitting one of the first negative voltage and the second negative voltage to an output terminal.Type: GrantFiled: January 4, 2022Date of Patent: February 27, 2024Assignee: KEY FOUNDRY CO., LTD.Inventors: Jin Hyung Kim, Sung Bum Park, Kee Sik Ahn
-
Publication number: 20240063111Abstract: A method for manufacturing a semiconductor device is provided. The method includes providing a high-voltage isolation capacitor region and a mixed-signal integrated circuit region on a substrate, forming a bottom electrode on the high-voltage isolation capacitor region, forming a bottom metal line on the mixed-signal integrated circuit region, forming an inter-metal dielectric layer on the bottom electrode and the bottom metal line, forming a top via in the inter-metal dielectric layer, forming a low bandgap dielectric layer on the top via and the inter-metal dielectric layer, patterning the low bandgap dielectric layer to form a patterned low bandgap dielectric layer, depositing a thick metal film on the top via and the patterned low bandgap dielectric layer, and patterning the thick metal film to form a top metal line on the high-voltage isolation capacitor region and form a top electrode on the mixed-signal integrated circuit region.Type: ApplicationFiled: March 2, 2023Publication date: February 22, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Jong Yeul JEONG, Jeong Ho SHEEN, Sang Geun KOO, Kang Sup SHIN
-
Publication number: 20240063112Abstract: A semiconductor device including a high-voltage isolation capacitor and a mixed-signal integrated circuit, wherein the high-voltage isolation capacitor includes bottom electrodes, each spaced apart from another, disposed on a substrate; top electrodes disposed on corresponding ones of the bottom electrodes; an inter-metal dielectric layer disposed between the bottom electrodes and the top electrodes; and low bandgap dielectric layers disposed on the inter-metal dielectric layer. Each of the low bandgap dielectric layers is disposed below corresponding ones of the top electrodes, and the low bandgap dielectric layers are absent in the mixed-signal integrated circuit.Type: ApplicationFiled: March 23, 2023Publication date: February 22, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Jong Yeul JEONG, Jeong Ho SHEEN, Sang Geun KOO, Kang Sup SHIN
-
Publication number: 20240049463Abstract: A single poly non-volatile memory device is provided. The single poly non-volatile memory device is formed in a semiconductor substrate, and includes a sensing transistor, a selection transistor, and a capacitor, wherein a thickness of a selection gate insulating film is formed to be thicker than a thickness of a sensing gate insulating film, wherein a thickness of a control gate insulating film of the capacitor is formed to be the same, or greater than, a thickness of the sensing gate insulating film, and wherein the sensing gate of the sensing transistor and the control gate of the capacitor are physically and electrically connected to each other.Type: ApplicationFiled: October 16, 2023Publication date: February 8, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Su Jin KIM, Min Kuck CHO, Jung Hwan LEE, In Chul JUNG
-
Publication number: 20240046992Abstract: An eFuse cell is provided. The eFuse cell may include a first PMOS transistor and a first NMOS transistor configured to receive a programmed state selection (BLOWB) signal, a second PMOS transistor and a second NMOS transistor configured to receive a write word line bar (WWLB) for a program operation, a first read NMOS transistor and a second read NMOS transistor configured to receive a read word line (RWL) for a read operation, a program transistor configured to control a program current to flow for a fusing operation, and an eFuse connected between the first read NMOS transistor and the second read NMOS transistor.Type: ApplicationFiled: October 6, 2023Publication date: February 8, 2024Applicant: KEY FOUNDRY CO., LTD.Inventors: Seong Jun PARK, Jong Min CHO, Sung Bum PARK, Kee Sik AHN
-
Patent number: 11862695Abstract: A split gate MOSFET is provided. The split gate MOSFET may have a low capacitance between a gate electrode and a source electrode. The trench MOSFET includes a substrate; a gate trench formed on the substrate; a sidewall insulating layer formed on a sidewall of the gate trench; a source electrode surrounded by the sidewall insulating layer; a first upper electrode provided above the source electrode; a first inter-electrode insulating layer formed between the source electrode and the first upper electrode; a second upper electrode formed adjacent to a side of the first upper electrode and surrounding the first upper electrode; and an interlayer insulating layer formed on the first upper electrode and the second upper electrode.Type: GrantFiled: November 17, 2021Date of Patent: January 2, 2024Assignee: KEY FOUNDRY CO., LTD.Inventor: Hyunkwang Shin
-
Patent number: 11854622Abstract: An eFuse cell is provided. The eFuse cell may include a first PMOS transistor and a first NMOS transistor configured to receive a programmed state selection (BLOWB) signal, a second PMOS transistor and a second NMOS transistor configured to receive a write word line bar (WWLB) for a program operation, a first read NMOS transistor and a second read NMOS transistor configured to receive a read word line (RWL) for a read operation, a program transistor configured to control a program current to flow for a fusing operation, and an eFuse connected between the first read NMOS transistor and the second read NMOS transistor.Type: GrantFiled: November 30, 2021Date of Patent: December 26, 2023Assignee: KEY FOUNDRY CO., LTD.Inventors: Seong Jun Park, Jong Min Cho, Sung Bum Park, Kee Sik Ahn
-
Patent number: 11856769Abstract: A semiconductor device includes a single poly non-volatile memory device including a sensing and selection gate structure, an erase gate structure, and a control gate structure. The sensing and selection gate structure includes a sensing gate and a selection gate, a bit line, a word line disposed on the selection gate, and a tunneling gate line. The erase gate structure includes an erase gate, and an erase gate line disposed near the erase gate. The control gate structure includes a control gate disposed on the substrate, and a control gate line disposed near the control gate. The sensing gate, the selection gate, the erase gate and the control gate are connected by one conductive layer. The erase gate structure implements a PMOS capacitor, an NMOS transistor, or a PMOS transistor. The semiconductor device includes a single poly non-volatile memory device including a separate program area and erase area.Type: GrantFiled: November 22, 2021Date of Patent: December 26, 2023Assignee: KEY FOUNDRY CO., LTD.Inventor: Su Jin Kim
-
Patent number: 11854817Abstract: A manufacturing method for a deep trench, the method includes forming a first trench in a substrate and performing a first cycle and a second cycle. Each comprising performing a passivation operation forming a passivation film on a sidewall and a bottom surface of the first trench, performing a first etching with a first bias power to remove the passivation film formed on the bottom surface of the first trench to expose the bottom surface of the first trench, and performing a second etching with a second bias power etching the exposed bottom surface of the first trench to form a second trench disposed below the first trench. The first bias power and the second bias power in the second cycle is greater than the first bias power and the second bias power in the first cycle, respectively.Type: GrantFiled: February 11, 2022Date of Patent: December 26, 2023Assignee: KEY FOUNDRY CO., LTD.Inventor: Seung Mo Jo
-
Publication number: 20230411519Abstract: A semiconductor device includes a deep well region located on a substrate, a drift region located in the deep well region, a first gate electrode that overlaps with the first body region and the drift region, a second gate electrode that overlaps with the second body region and the drift region, a first source region and a second source region located in the first and second body regions, respectively, a drain region located in the drift region and disposed between the first gate electrode and the second gate electrode, a silicide layer located on the substrate, a first non-silicide layer located between the drain region and the first gate electrode, wherein the first non-silicide layer extends over a top surface of the first gate electrode, and a first field plate contact plug in contact with the first non-silicide layer.Type: ApplicationFiled: September 6, 2023Publication date: December 21, 2023Applicant: Key Foundry Co., Ltd.Inventors: Jin Seong CHUNG, Tae Hoon LEE
-
Patent number: 11848061Abstract: Various embodiments of the present disclosure relate to a non-volatile memory device including a sense amplifier and an operation method thereof. The non-volatile memory device may include: a memory cell array comprising a plurality of memory cells; and the sense amplifier configured to read data of the plurality of memory cells and output the read data. The sense amplifier may include: a first stage sense amplifier configured to sense a voltage difference between a reference voltage and a voltage of a bit line connected to at least one memory cell among the plurality of memory cells, and perform a primary amplification of the sensed voltage difference; and a second stage sense amplifier configured to perform a secondary amplification of a first result of the primary amplification and output a second result of the secondary amplification.Type: GrantFiled: May 11, 2022Date of Patent: December 19, 2023Assignee: KEY FOUNDRY CO., LTD.Inventors: Seong Jun Park, Sung Bum Park, Kee Sik Ahn
-
Publication number: 20230402116Abstract: A memory device includes an eFuse cell array in which unit cells of different types are alternately disposed, and each of the unit cells of different types includes a PN diode, a first NMOS transistor, and a fuse, wherein a first type unit cell and a second type unit cell are connected to each other through a common node, and the first type unit cell and the second type unit cell are disposed in a bilaterally symmetrical structure with respect to the common node.Type: ApplicationFiled: January 13, 2023Publication date: December 14, 2023Applicant: KEY FOUNDRY CO., LTD.Inventors: Seongjun PARK, Soyeon KIM, Sungbum PARK, Keesik AHN
-
Publication number: 20230396267Abstract: An analog-to-digital converter (ADC) and an operation method thereof are provided. The ADC includes: a comparator which compares a signal input through a first input terminal and a signal input through a second input terminal, and outputs an output value according to the comparison result. A successive approximation register receives the output value of the comparator, sets digital signal values from a most significant bit to a least significant bit, and outputs the digital signal values. A digital-to-analog converter receives the digital signal values, and converts it into an analog signal based on a reference voltage Vref, and outputs it to the second input terminal. A noise component is added to the input signal and to the analog signal Vdac?.Type: ApplicationFiled: August 22, 2023Publication date: December 7, 2023Applicant: KEY FOUNDRY CO., LTD.Inventor: Hun-Bae CHOI