Patents Assigned to LSI Design Corporation
-
Patent number: 8260835Abstract: A random number generator includes a ring oscillator having an EX-OR gate and four inverters together forming a loop. This loop enters stable state for a start signal having the low level and oscillates for the start signal having the high level. When the start signal has a pulse of a width shorter than the loop's delay time, output nodes responsively, sequentially enter metastable state hovering between the high and low levels. The metastable waveform becomes smaller with time and finally disappears. As metastable state cannot be controlled in longevity, it disappears at any random number node. A counter thus outputs a signal serving as true random number data depending on the longevity of the metastable state. A random number generator miniaturized and having reduced power consumption, and of high performance can thus be implemented.Type: GrantFiled: August 18, 2008Date of Patent: September 4, 2012Assignees: Renesas Electronics Corporation, Renesas LSI Design CorporationInventors: Kazuhiko Fukushima, Atsuo Yamaguchi
-
Patent number: 7797557Abstract: The detector includes a plug for connecting a personal computer through a cable, a battery power supply which provides a constant power supply, and an MCU which receives a specific potential from the personal computer when the latter is connected.Type: GrantFiled: July 13, 2007Date of Patent: September 14, 2010Assignees: Mitsubishi Electric System LSI Design Corporation, Renesas Technology Corp.Inventors: Kenji Kubo, Wataru Tanaka, Hiroyuki Maemura
-
Publication number: 20090141774Abstract: In a spread spectrum clock generator, a DLL circuit delays an oscillation clock signal from a VCO and outputs ten delay clock signals having different phases respectively. A selector selects any one of the ten delay clock signals, and outputs a selected clock signal. A control circuit controls a signal selection operation of the selector. A feedback frequency divider divides a frequency of the selected clock signal by a frequency division ratio N, and generates a comparison clock signal. In this manner, a phase of the comparison clock signal can be fine-tuned. Therefore, a spread spectrum clock generator capable of frequency modulation with high accuracy can be obtained.Type: ApplicationFiled: February 4, 2009Publication date: June 4, 2009Applicants: RENESAS TECHNOLOGY CORP, RENESAS LSI DESIGN CORPORATIONInventors: Masahiro ARAKI, Chieko Hayashi
-
Publication number: 20080313249Abstract: A random number generator includes a ring oscillator having an EX-OR gate and four inverters together forming a loop. This loop enters stable state for a start signal having the low level and oscillates for the start signal having the high level. When the start signal has a pulse of a width shorter than the loop's delay time, output nodes responsively, sequentially enter metastable state hovering between the high and low levels. The metastable waveform becomes smaller with time and finally disappears. As metastable state cannot be controlled in longevity, it disappears at any random number node. A counter thus outputs a signal serving as true random number data depending on the longevity of the metastable state. A random number generator miniaturized and having reduced power consumption, and of high performance can thus be implemented.Type: ApplicationFiled: August 18, 2008Publication date: December 18, 2008Applicants: RENESAS TECHNOLOGY CORP., RENESAS LSI DESIGN CORPORATIONInventors: Kazuhiko Fukushima, Atsuo Yamaguchi
-
Patent number: 7424500Abstract: A random number generator includes a ring oscillator having an EX-OR gate and four inverters together forming a loop. This loop enters stable state for a start signal having the low level and oscillates for the start signal having the high level. When the start signal has a pulse of a width shorter than the loop's delay time, output nodes responsively, sequentially enter metastable state hovering between the high and low levels. The metastable waveform becomes smaller with time and finally disappears. As metastable state cannot be controlled in longevity, it disappears at any random number node. A counter thus outputs a signal serving as true random number data depending on the longevity of the metastable state. A random number generator miniaturized and having reduced power consumption, and of high performance can thus be implemented.Type: GrantFiled: June 24, 2004Date of Patent: September 9, 2008Assignees: Renesas Technology Corp., Renesas LSI Design CorporationInventors: Kazuhiko Fukushima, Atsuo Yamaguchi
-
Patent number: 7334151Abstract: The detector includes the plug for connecting the personal computer through a cable, battery power supply which provides a constant power supply, and the MCU which receives a specific potential from the personal computer when the later is connected.Type: GrantFiled: June 7, 2006Date of Patent: February 19, 2008Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventors: Kenji Kubo, Wataru Tanaka, Hiroyuki Maemura
-
Patent number: 7200828Abstract: A replacement cell determining part is configured so as not to handle, as a cell that should be replaced, the case where the sole difference is the cell identification name and other data are matched, in addition to the case where all of the cell identification name, the cell type name, the pin name of the cell, and the signal name assigned to the pin are matched. A rerouting signal determining part is configured so as not to handle, as a signal that should be rerouted, the case where the sole difference is the signal name and other data are matched, in addition to the case where all of the signal name, the pin name to which the signal is applied, the cell identification name of a cell possessed by the pin, and the cell type name of the cell are matched.Type: GrantFiled: September 15, 2004Date of Patent: April 3, 2007Assignees: Renesas Technology Corp., Renesas LSI Design CorporationInventors: Norimichi Hasegawa, Nobuhide Naritomi, Yutaka Kamakura
-
Patent number: 7120216Abstract: A data/clock recovery circuit can recover high-rate data using the data as a clock signal. It includes an edge detector, a clock selection signal generating circuit, a clock selection circuit and a synchronizing circuit. The edge detector generates edge position information using a receiver output as a clock signal. The clock selection signal generating circuit generates a clock selection signal in response to the edge position information using the receiver output as the clock signal. The clock selection circuit selects a recovered clock signal from a clock signal group in response to the clock selection signal. The synchronizing circuit synchronizes the receiver output using the recovered clock signal, and outputs it as a synchronized data signal.Type: GrantFiled: July 12, 2002Date of Patent: October 10, 2006Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventors: Hiroshi Shirota, Ryosuke Okuda, Katsuya Mizumoto, Kazuaki Tanida
-
Patent number: 7110041Abstract: A teletext data separation apparatus has a slice level generating circuit including a slice timing control circuit, a control register, an adder and a divider. The slice timing control circuit generates a timing signal for sampling. The control register carries out ON/OFF control of the slice timing control circuit. The control register sets by its register value the number of the sampling points of the adder and divider. By varying the register value in response to the reception state, the number of the sampling points can be increased from the specified 16 points, for example. This makes it possible for teletext data separation apparatus to generate an appropriate slice level that enables the teletext data to be separated reliably even in conditions where noise or distortion occurs in the video signal because of the effect of a weak electric field or ghost.Type: GrantFiled: February 14, 2003Date of Patent: September 19, 2006Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventor: Seiji Matsumoto
-
Patent number: 7102693Abstract: An A/D converter updates its reference potential so that it coincides with an analog potential of a video signal. The A/D converter changes a variable voltage range of the reference potential during the same horizontal synchronizing period based upon a horizontal synchronizing signal. It is possible to correctly discriminate data superposed on the video signal even if an analog potential of the video signal considerably varies during the same horizontal synchronizing period.Type: GrantFiled: December 17, 2002Date of Patent: September 5, 2006Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventor: Sanae Takahashi
-
Patent number: 7096384Abstract: A fault simulator includes a circuit identifying section that selects, as fault generation points, circuit components subjected to a simulation from timing simulation results obtained by a static timing simulation of an LSI circuit; a fault value computing section that generates delay faults corresponding to the fault generation points using information about delay time and timing of signal transmission in the timing simulation result; and a fault simulating section that performs, by using a test pattern of the simulation, a logic simulation of a normal circuit of the LSI circuit and that of a faulty circuit where the delay faults are inserted into the fault generation points, and verifies detectability of the delay faults by the test pattern from the compared results of both the logic simulations. The fault simulator can reduce the time of the fault simulation.Type: GrantFiled: February 19, 2003Date of Patent: August 22, 2006Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventors: Chika Nishioka, Yoshikazu Akamatsu, Hideyuki Ohtake
-
Patent number: 7082545Abstract: The detector includes the plug for connecting the personal computer through a cable, battery power supply which provides a constant power supply, and the MCU which receives a specific potential from the personal computer when the later is connected.Type: GrantFiled: October 9, 2001Date of Patent: July 25, 2006Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventors: Kenji Kubo, Wataru Tanaka, Hiroyuki Maemura
-
Patent number: 7024560Abstract: A power-residue calculating circuit includes: an I/F (interface) circuit with respect to an external bus; an e register holding a key e; a Y register holding a multiplier Y for Montgomery conversion; an N register holding a key N; a B2N register holding a value of (2B+N) calculated during the Montgomery conversion; an X register holding a plaintext X; a calculating circuit performing calculations for encryption and decryption; a P register holding a calculation result P; a power-residue control circuit serving as a state machine when the power-residue calculation is performed; a Montgomery multiplication residue/residue control circuit serving as a state machine when the Montgomery multiplication residue calculation and residue calculation are performed; and an addition/subtraction control circuit controlling calculations addition and subtraction.Type: GrantFiled: June 11, 2001Date of Patent: April 4, 2006Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventor: Kazuo Asami
-
Patent number: 6998655Abstract: A semiconductor integrated circuit is capable of filling the need for more memory space through the effective use of an already-designed core block. A block (1) including a CPU, an array (4a) of a plurality of bonding pads, and RAMs (21a, 22a) which are first memories located on the same side of the array (4a) as the block (1) are already designed. The requirement for increased memory capacity can be filled with ease by the addition of RAMs (24a, 25a) which are second memories located on the opposite side of the array (4a) from the block (1). Since the second memories are different in physical configuration from the first memories, it is easy to design a physical configuration to achieve required memory capacity outside a core block (8a) within a single-chip microcomputer (9c).Type: GrantFiled: July 10, 2002Date of Patent: February 14, 2006Assignees: Mitsubishi Electric System LSI Design Corporation, Renesas Technology Corp.Inventors: Kazuo Sakakibara, Katsuyoshi Watanabe
-
Patent number: 6911843Abstract: The number of pulses of a clock signal CLK-A is circularly counted in a count range from “0” to “7”, and count signals indicating count values are produced. A clock signal CLK-B having a frequency lower than that of the clock signal CLK-A is produced from count signals of “3” and “7”, and data transfer between a high speed operating block operated in synchronization with the clock signal CLK-A and a low speed operating block operated in synchronization with the clock signal CLK-B is performed in synchronization with the clock signal CLK-B to receive input serial data or transmit output serial data. When a stuff bit of universal Serial Bus is detected in the input serial data or is inserted in the output serial data, a cycle of the clock signal CLK-B is lengthened by one cycle of the clock signal CLK-A.Type: GrantFiled: January 28, 2003Date of Patent: June 28, 2005Assignees: Renesas Technology Corp., Mitsubishi Electric System, LSI Design CorporationInventors: Katsuya Mizumoto, Hiroshi Shirota, Ryosuke Okuda, Kazuaki Tanida
-
Publication number: 20050055531Abstract: A free page extracting unit extracts a free page of a non-volatile memory. A directory page writing unit writes, to the free page extracted by the free page extracting unit, a directory that includes a logical page/physical page translation table of a page to which updated data are to be written. Further, a data page writing unit writes updated data to the free page extracted by the free page extracting unit. Therefore, even when data updating operation is interrupted, loss of the original data can be prevented, and the data before updating can be recovered.Type: ApplicationFiled: February 25, 2004Publication date: March 10, 2005Applicants: Renesas Technology Corp., Renesas LSI Design CorporationInventors: Kazuo Asami, Atsuo Yamaguchi
-
Patent number: 6850246Abstract: A screen display unit includes a display RAM to which a CPU writes palette codes corresponding to character codes, and a selector for selecting display color data read from one of two color palettes on a character code by character code basis in response to the palette codes read from the display RAM. The selector can select one of the two color palettes on a character code by character code basis, thereby making it possible to carry out display in a greater number colors on the same screen than the number of colors indicatable by the display color codes stored in the display RAM without increasing the capacity of a font data memory.Type: GrantFiled: June 13, 2001Date of Patent: February 1, 2005Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventor: Osamu Hosotani
-
Patent number: 6839014Abstract: An input circuit of a one-chip microcomputer is connected to an external switching circuit. When an analog input signal of a significant level generated in the external switching circuit is received at an analog input terminal of the input circuit, an A/D conversion start request signal is generated in an A/D conversion start request generating circuit and is sent to an A/D converter. The operation of the A/D converter is started in response to the A/D conversion start request signal, the analog input signal received at the analog input terminal is converted into digital data, and an A/D conversion finish signal is sent from the A/D converter to a CPU of the one-chip microcomputer. The operation of the CPU is started in response to the A/D conversion finish signal, and the digital data is readout to the CPU.Type: GrantFiled: May 9, 2002Date of Patent: January 4, 2005Assignees: Renesas Technology Corp., Mitsubishi Electric System LSI Design CorporationInventor: Nobuya Uda
-
Publication number: 20040264233Abstract: A random number generator includes a ring oscillator having an EX-OR gate and four inverters together forming a loop. This loop enters stable state for a start signal having the low level and oscillates for the start signal having the high level. When the start signal has a pulse of a width shorter than the loop's delay time, output nodes responsively, sequentially enter metastable state hovering between the high and low levels. The metastable waveform becomes smaller with time and finally disappears. As metastable state cannot be controlled in longevity, it disappears at any random number node. A counter thus outputs a signal serving as true random number data depending on the longevity of the metastable state. A random number generator miniaturized and having reduced power consumption, and of high performance can thus be implemented.Type: ApplicationFiled: June 24, 2004Publication date: December 30, 2004Applicants: RENESAS TECHNOLOGY CORP., RENESAS LSI DESIGN CORPORATIONInventors: Kazuhiko Fukushima, Atsuo Yamaguchi
-
Publication number: 20040257124Abstract: In a spread spectrum clock generator, a DLL circuit delays an oscillation clock signal from a VCO and outputs ten delay clock signals having different phases respectively. A selector selects any one of the ten delay clock signals, and outputs a selected clock signal. A control circuit controls a signal selection operation of the selector. A feedback frequency divider divides a frequency of the selected clock signal by a frequency division ratio N, and generates a comparison clock signal. In this manner, a phase of the comparison clock signal can be fine-tuned. Therefore, a spread spectrum clock generator capable of frequency modulation with high accuracy can be obtained.Type: ApplicationFiled: June 23, 2004Publication date: December 23, 2004Applicants: RENESAS TECHNOLOGY CORP., RENESAS LSI DESIGN CORPORATIONInventors: Masahiro Araki, Chieko Hayashi