Patents Assigned to Ningbo University
  • Publication number: 20200059221
    Abstract: An electronic impedance tuner comprises an adjusting circuit, N cell tuning circuits identical in structure and a switch controller. The adjusting circuit comprises a first microstrip line, a second microstrip line, a first capacitor, a second capacitor, a third capacitor, a first inductor, a second inductor and a first PIN diode. Each cell tuning circuit comprises a third microstrip line, a fourth microstrip line, a fourth capacitor, a fifth capacitor, a second PIN diode and a third capacitor. The capacitance Cd of the fourth capacitor meets the condition: 4 ? ? Y s N ? ? ? ? ? f 2 ? ? ? req ? 1 - ? ? req ? 2 ? C d ? Y s ? ? ? f 1 ? ? ? req ? 1 - ? ? req ? 2 . The length d of the third microstrip line meets the condition: ? 1 / 4 ? ( N + 1 ) < d < c 4 ? ? reff ? [ ( C d · Z 0 ) 2 + ( 2 ? ? ? f Bragg ) 2 - C d · Z 0 ] .
    Type: Application
    Filed: July 7, 2019
    Publication date: February 20, 2020
    Applicant: Ningbo University
    Inventors: Ke WU, Yangping Zhao
  • Patent number: 10566953
    Abstract: An electronic impedance tuner comprises an adjusting circuit, N cell tuning circuits identical in structure and a switch controller. The adjusting circuit comprises a first microstrip line, a second microstrip line, a first capacitor, a second capacitor, a third capacitor, a first inductor, a second inductor and a first PIN diode. Each cell tuning circuit comprises a third microstrip line, a fourth microstrip line, a fourth capacitor, a fifth capacitor, a second PIN diode and a third capacitor. The capacitance Cd of the fourth capacitor meets the condition: 4 ? ? Y s N ? ? ? ? ? f 2 ? ? ? req ? 1 - ? ? req ? 2 ? C d ? Y s ? ? ? f 1 ? ? ? req ? 1 - ? ? req ? 2 . The length d of the third microstrip line meets the condition: ? 1 / 4 ? ( N + 1 ) < d < c 4 ? ? reff ? [ ( C d · Z 0 ) 2 + ( 2 ? ? ? f Bragg ) 2 - C d · Z 0 ] .
    Type: Grant
    Filed: July 7, 2019
    Date of Patent: February 18, 2020
    Assignee: Ningbo University
    Inventors: Ke Wu, Yangping Zhao
  • Publication number: 20200014107
    Abstract: An ultra-wideband CTS flat-plate array antenna includes a radiating layer, a mode switching layer and a feed network layer sequentially arrayed from top to bottom. The mode switching layer comprises a first metal plate and a mode switching cavity formed in the first metal plate and including two mode switching units which are arranged left and right and each includes eight H-plane Y-type single-ridge waveguide power dividers arrayed in 4 rows and 2 columns. The H-plane Y-type single-ridge waveguide power divider in the mth row and 1st column is bilaterally symmetrical with the H-plane Y-type single-ridge waveguide power divider in the mth row and 2nd column. The two H-plane Y-type single-ridge waveguide power dividers in the each row are connected through an E-plane T-type single-ridge waveguide power divider. A center distance between every two adjacent H-plane Y-type single-ridge waveguide power dividers in each column is not over one wavelength.
    Type: Application
    Filed: May 20, 2019
    Publication date: January 9, 2020
    Applicant: Ningbo University
    Inventors: Qingchun YOU, Jifu HUANG, Liting QIN, Yang YOU
  • Publication number: 20200014116
    Abstract: A low-profile CTS flat-plate array antenna includes a radiating layer, a mode switching layer and a feed network layer which are sequentially arrayed from top to bottom. The mode switching layer comprises a first metal plate and a mode switching cavity array arranged on an upper surface of the first metal plate and comprising 22n mode switching cavities arrayed in 2n rows and 2n columns, wherein n is an integer greater than or equal to 1. Each mode switching cavity includes a first rectangular cavity, a second rectangular cavity, a third rectangular cavity, a fourth rectangular cavity and a fifth rectangular cavity which are sequentially connected from left to right. The 2n mode switching cavities located in each row are sequentially connected end to end.
    Type: Application
    Filed: May 16, 2019
    Publication date: January 9, 2020
    Applicant: Ningbo University
    Inventors: Qingchun YOU, Jifu HUANG, Liting QIN, Yang YOU
  • Patent number: 10514894
    Abstract: A metastable true random number generator realized on an FPGA comprises a configurable delay chain including rough adjustment module and a fine adjustment module. The rough adjustment module comprises 32 rough adjustment cells each including a 1st 6-input lookup table and a two-to-one selector. The 1st input port of each 1st 6-input lookup table is connected to the 1st input terminal of the corresponding two-to-one selector, and the connecting terminal is the input terminal of the corresponding rough adjustment cell. The 2nd input port, the 3rd input port, the 4th input port, the 5th input port and the 6th input port of each 1st 6-input lookup table are all accessed to a low level 0. The output port of each 1st 6-input lookup table is connected to the 2nd input terminal of the corresponding two-to-one selector.
    Type: Grant
    Filed: July 25, 2018
    Date of Patent: December 24, 2019
    Assignee: Ningbo University
    Inventors: Pengjun Wang, Hongzhen Fang, Yuejun Zhang
  • Patent number: 10431902
    Abstract: A waveguide slotted array antenna comprises a feed layer and a radiation layer, wherein the feed layer is located below the radiation layer, and the radiation layer comprises a first radiation unit, a second radiation unit, a third radiation unit and a fourth radiation unit which are stacked from bottom to top; the first radiation unit comprises a first flat metal plate and a first radiation array arranged on the first flat metal plate, the second radiation unit comprises a second flat metal plate and a second radiation array arranged on the second flat metal plate, the third radiation unit comprises a third flat metal plate and a third radiation array arranged on the third flat metal plate, and the fourth radiation unit comprises a fourth flat metal plate and a fourth radiation array arranged on the fourth flat metal plate. The waveguide slotted array antenna has the advantages of low sidelobes and low cost while ensuring broad bands and high gains, and can be made small.
    Type: Grant
    Filed: April 26, 2018
    Date of Patent: October 1, 2019
    Assignee: Ningbo University
    Inventors: Qingchun You, Jifu Huang, Liting Qin, Yang You
  • Patent number: 10432198
    Abstract: Disclosed is a lightweight bistable PUF circuit, comprising a decoding circuit, a timing control circuit, a PUF cell array and n sharing foot circuits. The PUF cell array is formed by m*n PUF cells arrayed in m lines and n columns. Each PUF cell includes a first PMOS transistor, a second PMOS transistor, a third PMOS transistor and a fourth PMOS transistor, and the four PMOS transistors have the minimum width-to-length ratio of 120 nm/60 nm under a TSMC 65 nm process. Each sharing foot circuit includes a first NMOS transistor, a second NMOS transistor, a third NMOS transistor, a fourth NMOS transistor, a first two-input NAND gate and a second two-input NAND gate, and the four NMOS transistors have a width-to-length ratio ranging from 2 um/60 nm to 8 um/60 nm. The lightweight bistable PUF circuit has a reset function and the advantages of small area, low power consumption, small time delay and high speed.
    Type: Grant
    Filed: May 20, 2019
    Date of Patent: October 1, 2019
    Assignee: Ningbo University
    Inventors: Pengjun Wang, Gang Li, Huihong Zhang, Yuejun Zhang
  • Patent number: 10410687
    Abstract: A static memory cell capable of balancing bit line leakage currents is characterized by including a 1st PMOS transistor, a 2nd PMOS transistor, a 1st NMOS transistor, a 2nd NMOS transistor, a 3rd NMOS transistor, a 4th NMOS transistor, a 5th NMOS transistor, a 6th NMOS transistor, a 7th NMOS transistor, an 8th NMOS transistor, a write word line, a read word line, a read bit line, an inverted read bit line, a write bit line and an inverted write bit line. The 1st NMOS transistor, the 2nd NMOS transistor, the 3rd NMOS transistor and the 4th NMOS transistor are all normal threshold NMOS transistors. The 1st PMOS transistor and the 2nd PMOS transistor are both low threshold PMOS transistors. The 5th NMOS transistor, the 6th NMOS transistor, the 7th NMOS transistor and the 8th NMOS transistor are all low threshold NMOS transistors. The static memory cell has the advantages of high read operation speed, low power consumption and high stability under low operating voltage conditions.
    Type: Grant
    Filed: August 22, 2018
    Date of Patent: September 10, 2019
    Assignee: Ningbo University
    Inventors: Pengjun Wang, Keji Zhou, Yuejun Zhang, Huihong Zhang
  • Patent number: 10368051
    Abstract: A 3D-HEVC inter-frame information hiding method based on visual perception includes steps of information embedding and information extraction. In the step of information embedding, the human visual perception characteristic is considered, stereo salient images are obtained by a stereo image salient model, and the stereo salient images are divided into salient blocks and non-salient blocks with an otsu threshold. The coding quantization parameters are modified according to different modulation rules for different regions. Then, based on the modified quantization parameters, the coding-tree-units are coded to complete the information embedding. In the step of information extraction, no original video is needed, no any side information needs to be transmitted, and the secret information can be blindly extracted.
    Type: Grant
    Filed: August 25, 2017
    Date of Patent: July 30, 2019
    Assignee: Ningbo University
    Inventors: Gangyi Jiang, Jing Wang, Fen Chen, Yongqiang Bai, Yang Wang
  • Patent number: 10362215
    Abstract: The present invention discloses a microscopic three-dimensional measurement system and method based on a moving diaphragm. The present invention adds the diaphragm into the existing optical microscopic imaging system to limit light irradiation angle during imaging for reducing the diameter of blur circle, which extends the depth of field and the depth measurement range, so as to achieve the three-dimensional measurement of large-size objects to be measured. Through changing the position of the added diaphragm, two images with different light incident directions are obtained, which is similar to binocular stereo vision, and then the disparity map is used to predict the depth, so as to carry out the 3D scene reconstruction. Since the depth of field of the imaging system is enlarged and the imaging model has certain non-linear characteristics, the present invention uses quadratic function to express the non-linearity, which reduces the measurement error.
    Type: Grant
    Filed: February 12, 2018
    Date of Patent: July 23, 2019
    Assignee: Ningbo University
    Inventors: Gangyi Jiang, Mei Yu, Shengli Fan, Yigang Wang
  • Publication number: 20190206484
    Abstract: A static memory cell capable of balancing bit line leakage currents is characterized by including a 1st PMOS transistor, a 2nd PMOS transistor, a 1st NMOS transistor, a 2nd NMOS transistor, a 3rd NMOS transistor, a 4th NMOS transistor, a 5th NMOS transistor, a 6th NMOS transistor, a 7th NMOS transistor, an 8th NMOS transistor, a write word line, a read word line, a read bit line, an inverted read bit line, a write bit line and an inverted write bit line. The 1st NMOS transistor, the 2nd NMOS transistor, the 3rd NMOS transistor and the 4th NMOS transistor are all normal threshold NMOS transistors. The 1st PMOS transistor and the 2nd PMOS transistor are both low threshold PMOS transistors. The 5th NMOS transistor, the 6th NMOS transistor, the 7th NMOS transistor and the 8th NMOS transistor are all low threshold NMOS transistors. The static memory cell has the advantages of high read operation speed, low power consumption and high stability under low operating voltage conditions.
    Type: Application
    Filed: August 22, 2018
    Publication date: July 4, 2019
    Applicant: Ningbo University
    Inventors: Pengjun WANG, Keji ZHOU, Yuejun ZHANG, Huihong ZHANG
  • Patent number: 10325649
    Abstract: A ternary sense amplifier and an SRAM array realized by the ternary sense amplifier are provided. The ternary sense amplifier comprises the 1st CNFET transistor, the 2nd CNFET transistor, the 3rd CNFET transistor, the 4th CNFET transistor, the 5th CNFET transistor, the 6th CNFET transistor, the 7th CNFET transistor, the 8th CNFET transistor, the 9th CNFET transistor, the 10th CNFET transistor, the 11th CNFET transistor, the 12th CNFET transistor and the 13th CNFET transistor; the SRAM array comprises a ternary sense amplifier, a ternary memory array, the 1st inverter, the 2nd inverter, the 3rd inverter, the 4th inverter, the 14th CNFET transistor, the 15th CNFET transistor, the 16th CNFET transistor, the 17th CNFET transistor, the 18th CNFET transistor and the 19th CNFET transistor; it features in low power consumption, less postponement and high yield of chips.
    Type: Grant
    Filed: August 24, 2017
    Date of Patent: June 18, 2019
    Assignee: Ningbo University
    Inventors: Pengjun Wang, Daohui Gong, Yaopeng Kang, Huihong Zhang
  • Publication number: 20190155576
    Abstract: A metastable true random number generator realized on an FPGA comprises a configurable delay chain including rough adjustment module and a fine adjustment module. The rough adjustment module comprises 32 rough adjustment cells each including a 1st 6-input lookup table and a two-to-one selector. The 1st input port of each 1st 6-input lookup table is connected to the 1st input terminal of the corresponding two-to-one selector, and the connecting terminal is the input terminal of the corresponding rough adjustment cell. The 2nd input port, the 3rd input port, the 4th input port, the 5th input port and the 6th input port of each 1st 6-input lookup table are all accessed to a low level 0. The output port of each 1st 6-input lookup table is connected to the 2nd input terminal of the corresponding two-to-one selector.
    Type: Application
    Filed: July 25, 2018
    Publication date: May 23, 2019
    Applicant: Ningbo University
    Inventors: Pengjun Wang, Hongzhen Fang, Yuejun Zhang
  • Patent number: 10297000
    Abstract: A high dynamic range image information hiding method includes embedding secret information and extracting the secret information. The step of embedding secret information includes obtaining three channel values of every pixel in an original high dynamic range image; according to every channel value and corresponding 5-bit exponent of every pixel, determining an embedding significance bit of the information to be embedded in every channel value of every pixel; embedding information into every channel value of every pixel; and obtaining a high dynamic range image embedded with the secret information.
    Type: Grant
    Filed: November 8, 2017
    Date of Patent: May 21, 2019
    Assignee: Ningbo University
    Inventors: Gangyi Jiang, Yongqiang Bai, Mei Yu, Yang Wang
  • Publication number: 20190097632
    Abstract: A current-mode PUF circuit based on a reference current source comprises an input register, the reference current source, a deviation current comparator and a timing controller. The input register is used for ensuring synchronization of the input challenges to avoid influences of asynchronous challenges on output responses. The reference current source generates a reference current for temperature and voltage compensation. A deviation current source array generates two paths of deviation currents under the control of the input challenges. The deviation current comparator generates and outputs a judgement according to the magnitude of the current provided by the deviation current source array. The timing controller is used for generating timing information for operation of the PUF circuit. The invention has the following advantages: the deviation current source array outputs deviation currents with high robustness and high reliability.
    Type: Application
    Filed: July 19, 2018
    Publication date: March 28, 2019
    Applicant: Ningbo University
    Inventors: Pengjun WANG, Gang LI, Huihong ZHANG
  • Patent number: 10237576
    Abstract: The present invention disclosed a 3D-HEVC depth video information hiding method based on single-depth intra mode, which comprises information embedment part and information extraction part. During information embedment, if the pixels in the candidate list are equal using the encrypt information to modulate the index of the pixel and completes the embedment. If the pixels are different, judging the neighboring CU of the CU whose depth is 2 or 3 and modulating the index of the pixel to complete embedment of the hidden information. The advantage of the present invention is high security, low calculation complexity and small influence on data rate.
    Type: Grant
    Filed: September 8, 2016
    Date of Patent: March 19, 2019
    Assignee: Ningbo University
    Inventors: Gangyi Jiang, Jing Wang, Yang Song, Hua Shao
  • Patent number: 10224931
    Abstract: A current-mode PUF circuit based on a reference current source comprises an input register, the reference current source, a deviation current comparator and a timing controller. The input register is used for ensuring synchronization of the input challenges to avoid influences of asynchronous challenges on output responses. The reference current source generates a reference current for temperature and voltage compensation. A deviation current source array generates two paths of deviation currents under the control of the input challenges. The deviation current comparator generates and outputs a judgement according to the magnitude of the current provided by the deviation current source array. The timing controller is used for generating timing information for operation of the PUF circuit. The invention has the following advantages: the deviation current source array outputs deviation currents with high robustness and high reliability.
    Type: Grant
    Filed: July 19, 2018
    Date of Patent: March 5, 2019
    Assignee: Ningbo University
    Inventors: Pengjun Wang, Gang Li, Huihong Zhang
  • Publication number: 20190058602
    Abstract: A multi-port PUF circuit based on MOSFET current division deviations comprises a reference source, a row decoder, a column decoder, a timing controller and 32 PUF arrays. Each PUF array comprises 512 PUF cells arranged in 128 rows and 4 columns, an arbiter, a 1st inverter, a 2nd inverter, a 3rd inverter, a 4th inverter and eight transmission gates. The reference source is connected to the PUF arrays. The mth output terminal of the row decoder is connected to the mth row selective signal input terminals of the 32 PUF arrays. The jth output terminal of the column decoder is connected to the jth selective signal input terminals of the 32 PUF arrays. The 1st output terminal of the timing controller is connected to the control terminal of the row decoder. The 2nd output terminal of the timing controller is connected to the control terminal of the column decoder. The multi-port PUF circuit has the advantages of small circuit area and low power consumption while ensuring circuit performance.
    Type: Application
    Filed: July 23, 2018
    Publication date: February 21, 2019
    Applicant: Ningbo University
    Inventors: Pengjun WANG, Gang LI, Yuejun ZHANG, Huihong ZHANG
  • Patent number: 10210433
    Abstract: A method for evaluating quality of tone-mapping image based on exposure analysis is provided, which explores the exposure properties on each area of the high dynamic range image utilizing the pre-exposure method and divides the high dynamic range image into three parts of an easy overexposed area, an easy underexposed area and an easy natural-exposed area, wherein different quality characteristics are extracted in different areas, which is capable of ensuring that the follow-up quality characteristic extraction is more targeted. The present invention takes the difference of distortion between the tone-mapping image and the conventional image into account, and extracts image characteristics such as the abnormal exposure rate, the underexposed residual energy, the overexposed residual energy and the exposure color index, so as to accurately reflect the quality degradation of the tone-mapping image.
    Type: Grant
    Filed: September 7, 2017
    Date of Patent: February 19, 2019
    Assignee: Ningbo University
    Inventors: Gangyi Jiang, Yang Song, Fen Chen, Mei Yu
  • Patent number: 10200193
    Abstract: The present invention discloses a shift register capable of defending against DPA attack, comprising 4 master-slave D flip-flops, 12 two-input NAND/AND gates, 4 three-input NOR/OR gates and 40 inverters; the 4 master-slave D flip-flops are provided with reset function; it is based on TSMC 65 mm CMOS technique; as indicated by Spectre simulation verification, the shift register of the present invention has correct logic function with NED and NSD below 2.66% and 0.63% respectively under multi PVT combinations, which is provided with significant performance in defense differential power consumption analysis.
    Type: Grant
    Filed: August 28, 2017
    Date of Patent: February 5, 2019
    Assignee: Ningbo University
    Inventors: Pengjun Wang, Haoyu Qian, Huihong Zhang, Gang Li