Patents Assigned to OVONYX MEMORY TECHNOLOGY, LLC
-
Patent number: 9876168Abstract: Embodiments disclosed herein may include depositing a storage component material over and/or in a trench in a dielectric material, including depositing the storage component material on approximately vertical walls of the trench and a bottom of the trench. Embodiments may also include etching the storage component material so that at least a portion of the storage component material remains on the approximately vertical walls and the bottom of the trench, wherein the trench is contacting an electrode and a selector such that storage component material on the bottom of the trench contacts the electrode.Type: GrantFiled: May 16, 2017Date of Patent: January 23, 2018Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Fabio Pellizzer, Innocenzo Tortorelli
-
Patent number: 9871196Abstract: Memory devices having memory cells comprising variable resistance material include an electrode comprising a single nanowire. Various methods may be used to form such memory devices, and such methods may comprise establishing contact between one end of a single nanowire and a volume of variable resistance material in a memory cell. Electronic systems include such memory devices.Type: GrantFiled: December 19, 2016Date of Patent: January 16, 2018Assignee: Ovonyx Memory Technology, LLCInventors: Jun Liu, Michael P. Violette
-
Patent number: 9812179Abstract: Techniques for reducing disturbance in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device having reduced disturbance. The semiconductor memory device may comprise a plurality of memory cells arranged in arrays of rows and columns. The semiconductor memory device may also comprise a plurality of data sense amplifiers, coupled to the plurality of memory cells, configured to perform one or more operations during an operation/access cycle, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment.Type: GrantFiled: June 24, 2014Date of Patent: November 7, 2017Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Jungtae Kwon, David Kim, Sunil Bhardwaj
-
Patent number: 9779811Abstract: A memory circuit, including a memory array (such as a cross-point array), may include circuit elements that may function both as selection elements/drivers and de-selection elements/drivers. A selection/de-selection driver may be used to provide both a selection function as well as an operation function. The operation function may include providing sufficient currents and voltages for WRITE and/or READ operations in the memory array. When the de-selection path is used for providing the operation function, highly efficient cross-point implementations can be achieved. The operation function may be accomplished by circuit manipulation of a de-selection supply and/or de-selection elements.Type: GrantFiled: August 15, 2016Date of Patent: October 3, 2017Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventor: Hernan Castro
-
Patent number: 9748475Abstract: Memory devices having a plurality of memory cells, with each memory cell including a phase change material having a laterally constricted portion thereof. The laterally constricted portions of adjacent memory cells are vertically offset and positioned on opposite sides of the memory device. Also disclosed are memory devices having a plurality of memory cells, with each memory cell including first and second electrodes having different widths. Adjacent memory cells have the first and second electrodes offset on vertically opposing sides of the memory device. Methods of forming the memory devices are also disclosed.Type: GrantFiled: February 6, 2015Date of Patent: August 29, 2017Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventor: Jun Liu
-
Patent number: 9747975Abstract: A phase change memory may be formed which is amenable to multilevel programming. The phase change material may be formed with a lateral extent which does not exceed the lateral extent of an underlying heater. As a result, the possibility of current bypassing the amorphous phase change material in the reset state is reduced, reducing the programming current that is necessary to prevent this situation. In addition, a more controllable multilevel phase change memory may be formed in some embodiments.Type: GrantFiled: February 16, 2011Date of Patent: August 29, 2017Assignee: Ovonyx Memory Technology, LLCInventors: Charles C. Kuo, Ilya V. Karpov
-
Patent number: 9715419Abstract: This disclosure relates to selectively performing a read with increased accuracy, such as a self-reference read, from a memory. In one aspect, data is read from memory cells, such as magnetoresistive random access memory (MRAM) cells, of a memory array. In response to detecting a condition associated with reading from the memory cells, a self-reference read can be performed from at least one of the memory cells. For instance, the condition can indicate that data read from the memory cells is uncorrectable via decoding of error correction codes (ECC). Selectively performing self-reference reads can reduce power consumption and/or latency associated with reading from the memory compared to always performing self-reference reads.Type: GrantFiled: April 8, 2015Date of Patent: July 25, 2017Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Wayne Kinney, Gurtej S. Sandhu
-
Patent number: 9715929Abstract: Memory devices provide a plurality of memory cells, each memory cell including a memory element and a selection device. A plurality of first (e.g., row) address lines can be adjacent (e.g., under) a first side of at least some cells of the plurality. A plurality of second (e.g., column) address lines extend across the plurality of row address lines, each column address line being adjacent (e.g., over) a second, opposing side of at least some of the cells. Control circuitry can be configured to selectively apply a read voltage or a write voltage substantially simultaneously to the address lines. Systems including such memory devices and methods of accessing a plurality of cells at least substantially simultaneously are also provided.Type: GrantFiled: May 26, 2016Date of Patent: July 25, 2017Assignee: Ovonyx Memory Technology, LLCInventors: David H. Wells, Jun Liu
-
Patent number: 9711191Abstract: An apparatus, such as a nonvolatile solid-state memory device, may, in some implementations, include access line bias circuitry to set a bias level associated with a deselected access line(s) of a memory core in response to mode information. In one approach, access line bias circuitry may use linear down regulation to change a voltage level on deselected access lines of a memory core. A memory access device, such as a host processor, may be provided that is capable of dynamically setting a mode of operation of a memory core of a memory device in order to manage power consumption of the memory. Other apparatuses and methods are also provided.Type: GrantFiled: May 4, 2015Date of Patent: July 18, 2017Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Gerald Barkley, Nicholas Hendrickson
-
Patent number: 9698345Abstract: Embodiments disclosed herein may include depositing a storage component material over and/or in a trench in a dielectric material, including depositing the storage component material on approximately vertical walls of the trench and a bottom of the trench. Embodiments may also include etching the storage component material so that at least a portion of the storage component material remains on the approximately vertical walls and the bottom of the trench, wherein the trench is contacting an electrode and a selector such that storage component material on the bottom of the trench contacts the electrode.Type: GrantFiled: October 31, 2016Date of Patent: July 4, 2017Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Fabio Pellizzer, Innocenzo Tortorelli
-
Patent number: 9589918Abstract: A memory device structure includes circuitry formed over a substrate and at least one insulating portion formed over said circuitry, each of which includes a plurality of openings. The memory device also includes a plurality of electrical connections formed in respective openings of the plurality of openings of the at least one insulating portion, at least one bond pad formed within at least one of the at least one insulating portion, and a cap formed over the at least one bond pad.Type: GrantFiled: October 7, 2015Date of Patent: March 7, 2017Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: John Moore, Joseph F. Brooks
-
Patent number: 9576648Abstract: A thin-film memory may include a thin-film transistor-free address decoder in conjunction with thin-film memory elements to yield an all-thin-film memory. Such a thin-film memory excludes all single-crystal electronic devices and may be formed, for example, on a low-cost substrate, such as fiberglass, glass or ceramic. The memory may be configured for operation with an external memory controller.Type: GrantFiled: July 5, 2015Date of Patent: February 21, 2017Assignee: Ovonyx Memory Technology, LLCInventor: Ward Parkinson
-
Patent number: 9570163Abstract: Disturb from the reset to the set state may be reduced by creating an amorphous phase that is substantially free of crystal nuclei when programming the reset state in a phase change memory. In some embodiments, this can be achieved by using a current or a voltage to program that exceeds the threshold voltage of the phase change memory element, but does not exceed a safe current voltage which would cause a disturb.Type: GrantFiled: March 30, 2015Date of Patent: February 14, 2017Assignee: Ovonyx Memory Technology, LLCInventors: George A. Gordon, Semyon D. Savransky, Ward D. Parkinson, Sergey Kostylev, James Reed, Tyler A. Lowrey, Ilya V. Karpov, Gianpaolo Spadini
-
Patent number: 9536606Abstract: A seasoned phase change memory has been subjected to a longer pulse to adjust resistance levels prior to use of the phase change memory.Type: GrantFiled: November 5, 2014Date of Patent: January 3, 2017Assignee: Ovonyx Memory Technology, LLCInventors: Ilya V. Karpov, Semyon D. Savransky, Ward D. Parkinson
-
Patent number: 9520555Abstract: Embodiments disclosed herein may include depositing a storage component material over and/or in a trench in a dielectric material, including depositing the storage component material on approximately vertical walls of the trench and a bottom of the trench. Embodiments may also include etching the storage component material so that at least a portion of the storage component material remains on the approximately vertical walls and the bottom of the trench, wherein the trench is contacting an electrode and a selector such that storage component material on the bottom of the trench contacts the electrode.Type: GrantFiled: March 9, 2015Date of Patent: December 13, 2016Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Fabio Pellizzer, Innocenzo Tortorelli
-
Patent number: 9496035Abstract: Subject matter disclosed herein relates to memory devices and, more particularly, to programming a memory cell.Type: GrantFiled: July 20, 2015Date of Patent: November 15, 2016Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Umberto Di Vincenzo, Carlo Lisi
-
Patent number: 9472755Abstract: A resistive memory structure, for example, phase change memory structure, includes one access device and two or more resistive memory cells. Each memory cell is coupled to a rectifying device to prevent parallel leak current from flowing through non-selected memory cells. In an array of resistive memory bit structures, resistive memory cells from different memory bit structures are stacked and share rectifying devices.Type: GrantFiled: February 9, 2015Date of Patent: October 18, 2016Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventors: Jun Liu, Michael P. Violette