Patents Assigned to Powerchip Semiconductor Corp.
-
Patent number: 7491998Abstract: A one time programmable memory including a substrate, a plurality of isolation structures, a first transistor, and a second transistor is provided. The isolation structures are disposed in the substrate for defining an active area. A recess is formed on each of the isolation structures so that the top surface of the isolation structure is lower than that of the substrate. The first transistor is disposed on the active area of the substrate and is extended to the sidewall of the recess. The gate of the first transistor is a select gate. The second transistor is disposed on the active area of the substrate and is connected to the first transistor in series. The gate of the second transistor is a floating gate which is disposed across the substrate between the isolation structures in blocks and is extended to the sidewall of the recess.Type: GrantFiled: September 29, 2006Date of Patent: February 17, 2009Assignee: Powerchip Semiconductor Corp.Inventors: Ko-Hsing Chang, Tsung-Cheng Huang, Yan-Hung Huang
-
Patent number: 7491607Abstract: A flash memory cell is provided. A deep well is disposed in a substrate and a well is disposed within the deep well. A stacked gate structure is disposed on the substrate. A source region and a drain region are disposed in the substrate on each side of the stacked gate structure. A select gate is disposed between the stacked gate structure and the source region. A first gate dielectric layer is disposed between the select gate and the stacked gate structure. A second gate dielectric layer is disposed between the select gate and the substrate. A shallow doped region is disposed in the substrate under the stacked gate structure and the select gate. A deep doped region is disposed in the substrate on one side of the stacked gate structure. The conductive plug on the substrate extends through the drain region and the deep doped region.Type: GrantFiled: May 17, 2007Date of Patent: February 17, 2009Assignee: Powerchip Semiconductor Corp.Inventors: Wei-Zhe Wong, Ching-Sung Yang
-
Publication number: 20090040820Abstract: A phase change memory with a primary memory array, a reference memory array, and a comparison circuit is provided. The electrical characteristic curve of the recording layers of the primary memory units, is different from the electrical characteristic curve of the recording layers of the reference memory units. The primary memory array includes at least one primary memory unit to generate at least one sensing signal, wherein each of the primary memory units includes at least one recording layer can be programmed to a first resistance and a second resistance. The reference memory array includes at least one reference memory unit to generate at least, one reference signal, wherein each of the reference memory units includes at least one recording layer can be programmed to change its resistance. The comparison circuit compares the sensing signal and the reference signal to generate a comparison result.Type: ApplicationFiled: August 8, 2008Publication date: February 12, 2009Applicants: ITRI, Powerchip Semiconductor Corp., Nanya Technology Corp., ProMOS Technologies Inc., Winbon Electronics Corp.Inventor: Te-Sheng Chao
-
Publication number: 20090042350Abstract: A manufacturing method for a non-volatile memory includes first providing a substrate with a gate structure formed thereon. The gate structure includes a first gate and a gate dielectric layer located between the first gate and the substrate. A first doping and a second doping region are formed on the substrate at two sides of the gate, respectively. A first insulating layer is formed on the substrate, and a portion of the first insulating layer and a portion of the substrate are removed to form a trench, which divides the second doping region into a third doping region and a fourth doping region. Finally, a tunneling dielectric layer, a charge-trapping layer and a top dielectric layer are formed inside the trench, and a second gate which fills the trench is formed on the substrate.Type: ApplicationFiled: October 16, 2008Publication date: February 12, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Ching-Sung Yang, Wei-Zhe Wong, Chih-Chen Cho
-
Publication number: 20090032794Abstract: A phase change memory device is disclosed. A first dielectric layer having a sidewall is provided. A bottom electrode is adjacent to the sidewall of the first dielectric layer, wherein the bottom electrode comprises a seed layer and a conductive layer. A second dielectric layer is adjacent to a side of the bottom electrode opposite the sidewall of the first dielectric layer. A top electrode couples the bottom electrode through a phase change layer.Type: ApplicationFiled: December 27, 2007Publication date: February 5, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventor: Tsai-Chu Hsiao
-
Patent number: 7485529Abstract: A method of fabricating a non-volatile memory is described. A substrate having stacked gate structures thereon is provided. Each stacked gate structure includes a select gate dielectric layer, a select gate and a cap layer. A source region and a drain region are formed in the substrate. The source region and the drain region are separated from each other by at least two stacked gate structures. A tunneling dielectric layer is formed over the substrate and then a first conductive layer is formed over the tunneling dielectric layer. The first conductive layer is patterned to form floating gates in the gaps between the stacked gate structures. After forming an inter-gate dielectric layer over the substrate, a second conductive layer is formed over the substrate. The second conductive layer is patterned to form mutually linked control gates in the gaps between neighboring stacked gate structures.Type: GrantFiled: January 8, 2007Date of Patent: February 3, 2009Assignee: Powerchip Semiconductor Corp.Inventors: Chih-Wei Hung, Cheng-Yuan Hsu, Da Sung
-
Publication number: 20090026525Abstract: A method for fabricating a memory is provided. A tunneling dielectric layer, a first conductive layer, and a mask layer are formed on a substrate. The mask layer, the first conductive layer, the tunneling dielectric layer, and the substrate are patterned to form trenches in the substrate. A passivation layer and isolation structures are formed in sequence to fill the trenches, and the etching rate of the isolation structures is greater than that of the passivation layer. After the mask layer is removed, a second conductive layer is formed on the first conductive layer. Portions of the isolation structures are removed to expose the sidewalls of the first and the second conductive layers. Further, a third conductive layer is formed on the exposed sidewalls of the first and the second conductive layers. An inter-gate dielectric layer and a control gate are formed on the substrate.Type: ApplicationFiled: October 16, 2007Publication date: January 29, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Pin-Yao Wang, Liang-Chuan Lai, Michael Ying-li Liu
-
Publication number: 20090021986Abstract: An operating method for a non-volatile memory device is applicable on a non-volatile memory device in which a substrate is disposed. The substrate includes a trench, a first conductive type first well region disposed in the substrate, and a second conductive type second well region disposed above the first conductive type first well region. The operating method includes applying a first voltage to a control gate, a second voltage to a drain region, and a third voltage to a source region. Besides, a channel F-N tunneling effect is employed to program a memory cell.Type: ApplicationFiled: September 24, 2008Publication date: January 22, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Wei-Zhe Wong, Ching-Sung Yang, Chih-Chen Cho
-
Patent number: 7480890Abstract: A method of correcting a mask pattern is described. A testing mask including a plurality of original patterns configured according to an original drawing data is provided. The original patterns in the testing mask are transferred to a photo-resistant layer to form a plurality of first post-development patterns and measure first dimensions of the first post-development patterns. A pattern shrink process is performed on the first post-development patterns to form a plurality of first post-shrink patterns and measure second dimensions of the first post-shrink patterns. The bias of each the first dimensions and the second dimensions are calculated. The original drawing data, the first sizes, the second sizes and the bias are collected to set a database. The data of the database is used to establish an optical proximity correction (OPC) model. According to the OPC model, an original drawing data is corrected to obtain a corrected drawing data.Type: GrantFiled: October 5, 2005Date of Patent: January 20, 2009Assignee: Powerchip Semiconductor Corp.Inventor: Li-Tung Hsiao
-
Publication number: 20090014705Abstract: A phase change memory device is provided. The phase change memory device comprises a substrate. A first conductive layer is formed on the substrate. A heating electrode is formed on the first conductive layer, and electrically connected to the first conductive layer, wherein the heating electrode comprises a carbon nanotube (CNT). A phase change material layer covers the heating electrode. A second conductive layer is formed on the phase change material layer, and electrically connected to the phase change material layer.Type: ApplicationFiled: May 27, 2008Publication date: January 15, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Hong-Hui Hsu, Frederick T. Chen, Ming-Jer Kao
-
Publication number: 20090010047Abstract: A phase change memory writing circuit is provided. The circuit comprises a writing path and a fast write control unit. The writing path further comprises a current driving unit, a first switch device and a phase change memory cell. The current driving unit is coupled to a high voltage source and outputs a driving current. The first switch device is controlled by a first control signal. The fast write control unit is coupled to the writing path to provide a writing voltage to the writing path. When the first switch device is turned off, the fast write control unit outputs the writing voltage to the writing path. When the first switch device is turned on, the fast write control unit stops outputting the writing voltage to the writing path.Type: ApplicationFiled: December 14, 2007Publication date: January 8, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang
-
Publication number: 20090008621Abstract: A phase-change memory element is provided. The phase-change memory element of an embodiment of the invention comprises a phase-change material layer with a concave, and a heater with an extended part, wherein the extended part of the heater is wedged in the concave of the phase-change material layer. Specifically, the extended part of the heater has a length of 10˜5000 ?.Type: ApplicationFiled: December 28, 2007Publication date: January 8, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Yung-Fa Lin, Te-Chun Wang
-
Publication number: 20090004796Abstract: A method of manufacturing a non-volatile memory includes providing a substrate and forming a patterned mask layer, a tunnel dielectric layer, and a first conductive layer on the substrate. The first conductive layer on the mask layer is removed to form second conductive layers disposed on the sidewall of the mask layer and the substrate. The mask layer is then removed and a source region is formed. Subsequently, an inter-gate dielectric layer and a third conductive layer are formed on the substrate. The third conductive layer is patterned to cover the source region and a portion of the second conductive layer on both sides of the source region. A portion of the inter-gate dielectric layer and the second conductive layers are then removed. After that, a dielectric layer, a fourth conductive layer, and a drain region are formed, respectively.Type: ApplicationFiled: September 15, 2008Publication date: January 1, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Ko-Hsing Chang, Tsung-Cheng Huang, Yan-Hung Huang
-
Publication number: 20090000689Abstract: A system for managing liquid supply suitable for a process equipment with a liquid tank is disclosed. The system includes a host, a data-reading tool, a system controller and a tank-locking device. The host stores a built-in liquid database. The data-reading tool used for reading data related to the liquid tank is electrically connected to the host. The host receives the data related to the liquid tank from the data-reading tool, and the received data mapped with the liquid database. The system controller drives the tank-locking device according to the signal from the host to whether or not allow replacement of the liquid tank.Type: ApplicationFiled: January 30, 2008Publication date: January 1, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Yen-Liang Chen, Yuh-Shyang Su, Sou-Yung Hsieh
-
Publication number: 20080316791Abstract: The present invention provides a method of operating a one-time programmable read only memory (OTPROM). The OTPROM includes at least a select transistor, an electrode and a dielectric layer disposed on a substrate, wherein the electrode is set up on the source region of the select transistor and the dielectric layer is set up between the electrode and the source region. The method of operating the one-time programmable read only memory includes performing a programming operation to write a digital data value of ‘1’ into the memory and performing a programming operation to write a digital data value of ‘0’ into the memory.Type: ApplicationFiled: August 14, 2008Publication date: December 25, 2008Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Ching-Sung Yang, Wei-Zhe Wong, Chih-Chen Cho
-
Publication number: 20080316803Abstract: A sensing circuit of a phase change memory. The sensing circuit comprises a data current source and a reference current source, a storage memory device and a reference memory device, a storage switch and a reference switch, an auxiliary current source and a comparator. First terminals of the storage memory device and the reference memory device are respectively coupled to the data current source and the reference current source. The storage switch and the reference switch are respectively coupled to second terminals of the storage memory device and the reference memory device. The auxiliary current source is dynamically coupled to the first terminals of the storage memory device and the reference memory device. The comparator is coupled to the first terminals of the storage memory device and the reference memory device.Type: ApplicationFiled: December 31, 2007Publication date: December 25, 2008Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Lieh-Chiu Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang
-
Publication number: 20080316847Abstract: A sensing circuit of a phase change memory. The sensing circuit comprises a storage capacitor and a reference capacitor, a storage memory device and a reference memory device, a storage discharge switch and a reference discharge switch, and an arbitrator. First terminals of the storage capacitor and the reference capacitor are respectively coupled to a pre-charge voltage via first switches. First terminals of the storage memory device and the reference memory device are respectively coupled to the first terminals of the storage capacitor and the reference capacitor. The storage discharge switch and the reference discharge switch are respectively coupled to second terminals of the storage memory device and the reference memory device. The arbitrator is coupled to the first terminals of the storage memory device and the reference memory device and provides an output as a read result of the storage memory device.Type: ApplicationFiled: December 29, 2007Publication date: December 25, 2008Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Lieh-Chiu Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang
-
Publication number: 20080311699Abstract: A phase-change memory comprises a bottom electrode formed on a substrate. A first isolation layer is formed on the bottom electrode. A top electrode is formed on the isolation layer. A first phase-change material is formed in the first isolation layer, wherein the top electrode and the bottom electrode are electrically connected via the first phase-change material. Since the phase-change material can have a diameter less than the resolution limit of the photolithography process, an operating current for a state conversion of the phase-change material pattern may be reduced so as to decrease a power dissipation of the phase-change memory device.Type: ApplicationFiled: August 6, 2008Publication date: December 18, 2008Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSITITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Yi-Chan Chen, Wen-Han Wang
-
Patent number: 7465632Abstract: A method for forming a buried doped region is provided. A first insulating layer is formed on a substrate and the first insulating layer is patterned to from an opening that extends in a first direction. A buried doped region is formed in the substrate exposed by the opening. Thereafter, a second insulating layer is formed on the substrate to fill the opening. The second insulating layer together with the first insulation layer form a third insulating layer. The third insulating layer is patterned to form an isolation layer that exposes the substrate and the buried doped region. The isolation layer extends in a second direction and crosses over the first direction. A semiconductor layer is formed on the substrate to fill the areas on the respective sides of the isolation layer.Type: GrantFiled: October 28, 2005Date of Patent: December 16, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Chiu-Tsung Huang, Su-Yuan Chang
-
Publication number: 20080305596Abstract: A method of fabricating a non-volatile memory is provided. A memory cell array having first memory units and second memory units is formed on a substrate. Then, a source region and a drain region are formed in the substrate on the respective sides of the memory cell array. Next, a patterned first inter-layer insulating layer is formed on the substrate to form a first trench and a number of second trenches. A conductive layer is formed on the substrate to form a source line in the first trench and conductive lines in the second trenches. A second inter-layer insulating layer is formed on the substrate and then a conductive plug having contact with the drain region is formed in the second inter-layer insulating layer and the first inter-layer insulating layer. Then, a bit line having contact with the conductive plug is formed on the second inter-layer insulating layer.Type: ApplicationFiled: August 24, 2008Publication date: December 11, 2008Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Houng-Chi Wei, Saysamone Pittikoun, Wei-Chung Tseng