Patents Assigned to Quicksilver Technology, Inc.
-
Publication number: 20090276584Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: May 7, 2009Publication date: November 5, 2009Applicants: QST Holdings, LLC, QuickSilver Technology, Inc.Inventors: Frederick Curtis Furtek, Paul L. Master
-
Publication number: 20090276583Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: May 7, 2009Publication date: November 5, 2009Applicants: QST Holdings, LLC, QuickSilver Technology, Inc.Inventors: Frederick Curtis Furtek, Paul L. Master
-
Publication number: 20090037692Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: ApplicationFiled: October 15, 2008Publication date: February 5, 2009Applicant: Quicksilver Technology, Inc.Inventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann
-
Publication number: 20090037673Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: October 15, 2008Publication date: February 5, 2009Applicants: QST HOLDINGS, LLC, QuickSilver Technology, Inc.Inventors: Frederick Curtis Furtek, Paul L. Master
-
Publication number: 20090037693Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: ApplicationFiled: October 15, 2008Publication date: February 5, 2009Applicant: Quicksilver Technology, Inc.Inventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann
-
Publication number: 20090037691Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: ApplicationFiled: October 15, 2008Publication date: February 5, 2009Applicant: Quicksilver Technology, Inc.Inventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann
-
Publication number: 20080244197Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: May 6, 2008Publication date: October 2, 2008Applicants: QST HOLDINGS, LLC, QuickSilver Technology, Inc.Inventors: Frederick Curtis Furtek, Paul L. Master
-
Patent number: 7403981Abstract: The present invention provides a method and apparatus for configuration of adaptive integrated circuitry, to provide one or more operating modes or other functionality in a communication device, such as a cellular telephone, a GSM telephone, another type of mobile telephone or mobile station, or any other type of media communication device, including video, voice or radio, or other forms of multimedia. The adaptive integrated circuitry is configured and reconfigured for multiple tasks, such as channel acquisition, voice transmission, or multimedia and other data processing. In the preferred embodiment, the configuration and reconfiguration occurs to adaptively optimize the performance of the particular activity over time, such as to increase the speed of channel acquisition, increase throughput rates, increase perceived voice and media quality, and decrease the rate of dropped communication sessions.Type: GrantFiled: January 4, 2002Date of Patent: July 22, 2008Assignee: Quicksilver Technology, Inc.Inventors: Paul L. Master, Bohumir Uvacek
-
Publication number: 20080130742Abstract: A video processor uses attributes of video data to perform encoding and decoding. Some embodiments dynamically configure the processor via a sequence of instructions, where the instructions include information on the attributes of the current video data. Some embodiments include a dynamically configurable adder array that computes difference functions thereby generating error vectors. Some embodiments include a dynamically configurable adder array that computes filtering functions applied to the video data, e.g. interpolation or decimation of the incoming video prior to motion detection. Some embodiments of the invention provide dynamically configurable hardware searches, for example, for detecting motion. Some embodiments of the invention are implemented using an adaptive computing machines (ACMs). An ACM includes a plurality of heterogeneous computational elements, each coupled to an interconnection network.Type: ApplicationFiled: May 9, 2005Publication date: June 5, 2008Applicant: QuickSilver Technology, Inc.Inventor: W. James Scheuermann
-
Publication number: 20070271440Abstract: A microprocessor architecture including a finite state machine in combination with a microcode instruction cache for executing microinstructions. Microinstructions which would normally result in small sequences of high-repetition looped operations are implemented in a finite state machine (FSM). The use of the FSM is more energy-efficient than looping instructions in a cache or register set. In addition, the flexibility of a cache, or other memory oriented approach, in executing microcode instructions is still available. A microinstruction is identified as an FSM operation (as opposed to a cache operation) by an ID tag. Other fields of the microinstruction can be used to identify the type of FSM circuitry to use, direct configuration of a FSM to implement the microinstruction, indicate that certain fields are to be implemented in one or more FSMs and/or in memory-oriented operations such as in a cache or register.Type: ApplicationFiled: May 16, 2007Publication date: November 22, 2007Applicant: Quicksilver Technology, Inc.Inventors: Paul Master, W. Scheuermann
-
Publication number: 20070226433Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: May 16, 2007Publication date: September 27, 2007Applicant: QuickSilver Technology, Inc.Inventors: Frederick Furtek, Paul Master
-
Publication number: 20070200857Abstract: A video processor according to the invention is dynamically configurable as to the attributes of the video data upon which the processor operates. Some embodiments dynamically configure the processor via a sequence of instructions, where the instructions include information on the attributes of the current video data. Some embodiments include a dynamically configurable adder array that computes difference functions thereby generating error vectors. Some embodiments include a dynamically configurable adder array that computes filtering functions applied to the video data, e.g. interpolation or decimation of the incoming video prior to motion detection. Some embodiments of the invention provide dynamically configurable hardware searches, for example, for detecting motion. Some embodiments of the invention are implemented using an adaptive computing machines (ACMs). An ACM includes a plurality of heterogeneous computational elements, each coupled to an interconnection network.Type: ApplicationFiled: May 9, 2005Publication date: August 30, 2007Applicant: QuickSilver Technology, Inc.Inventor: W. Scheuermann
-
Publication number: 20070150656Abstract: A method for compressing a set of instructions in an adaptive computing machine includes identifying frequently executed instructions, inserting an explicit caching instruction associating the identified instructions with an index value in the set of instructions before the identified instructions and replacing at least one instance of the frequently executed instructions subsequent to the explicit caching instruction with a compressed instruction referencing the index value. One or more instructions can be identified for compression, including groups of consecutive or non-consecutive instructions. The explicit caching instruction directs a node in an adaptive computing machine to store instructions in an instruction storage unit in association with an index value. Instructions stored in the storage unit are retrievable with reference to the index value.Type: ApplicationFiled: March 7, 2007Publication date: June 28, 2007Applicant: QuickSilver Technology, Inc.Inventor: Amit Ramchandran
-
Publication number: 20070011680Abstract: A process for scheduling operations using a cost function is provided. A number of scheduling options are determined for an operation and a cost is computed for each scheduling option. The process then schedules the operation based on a computed cost.Type: ApplicationFiled: June 21, 2006Publication date: January 11, 2007Applicant: QuickSilver Technology, Inc.Inventor: Ralph Hill
-
Patent number: 7139256Abstract: A system for detecting and identifying the identity of a base station or cell which transmits a scrambling code is provided. According to one aspect of the system, the system is used to perform scrambling code detection of eight (8) primary cells (each scrambling code being spaced sixteen (16) chips apart) in a group. According to another aspect of the system, a single scrambling code generator is used to generate a master scrambling code. The master scrambling code is then used to create individual scrambling codes which are used in correlation with received signals to detect in parallel which one of the eight (8) possible primary cells in the group transmitted the received signals.Type: GrantFiled: December 12, 2001Date of Patent: November 21, 2006Assignee: Quicksilver Technology, Inc.Inventors: Sharad Sambhwani, Ghobad Heidari
-
Patent number: 7093255Abstract: A process for scheduling operations using a cost function is provided. A number of scheduling options are determined for an operation and a cost is computed for each scheduling option. The process then schedules the operation based on a computed cost.Type: GrantFiled: May 31, 2002Date of Patent: August 15, 2006Assignee: QuickSilver Technology, Inc.Inventor: Ralph D. Hill
-
Patent number: 7088825Abstract: A system for detecting and identifying the identity of a base station or cell which transmits a scrambling code is provided. According to one aspect of the system, the system is used to perform scrambling code detection of eight (8) primary cells (each scrambling code being spaced sixteen (16) chips apart) in a group. According to another aspect of the system, a single scrambling code generator is used to generate a master scrambling code. The master scrambling code is then used to create individual scrambling codes which are used in correlation with received signals to detect in parallel which one of the eight (8) possible primary cells in the group transmitted the received signals. According to yet another aspect of the system, each of the correlators maintains a corresponding segment of the master scrambling code.Type: GrantFiled: December 12, 2001Date of Patent: August 8, 2006Assignee: Quicksilver Technology, Inc.Inventors: Sharad Sambhwani, Ghobad Heidari
-
Patent number: 7046635Abstract: A system for authorizing new or ongoing functional use of an adaptable device. The device generates usage information including the times that the device is used, types of functionality provided, indication of amount and type of resources used, and other information. The usage information is transmitted back to a controlling entity, such as an original manufacturer of the adaptable device. The controlling entity can act to enable or prevent use of the provided functionality, as desired. Part of the requirement for using functionality can be monetary, by predetermined agreement, or by other criteria.Type: GrantFiled: November 28, 2001Date of Patent: May 16, 2006Assignee: Quicksilver Technology, Inc.Inventors: Paul L. Master, John Watson
-
Publication number: 20060015701Abstract: An apparatus for processing operations in an adaptive computing environment is provided. The adaptive computing environment including at least one processing node. A node includes a memory configured to receive and store data. The data is received from a programmable interconnection network and stored. The node also includes an execution unit configured to perform a signal processing operation. The operation is performed using data retrieved from the memory and an output result is generated. The output result may be used for further computations or sent directly to the programmable interconnection network for transfer to another processing node in the adaptive computing environment.Type: ApplicationFiled: February 13, 2003Publication date: January 19, 2006Applicant: QuickSilver Technology, Inc.Inventor: Eugene Hogenauer
-
Patent number: 6968454Abstract: The present invention includes an apparatus, method and system for generating a configuration of an adaptive circuit which is inseparable from selected content. Either the adaptive circuit or encrypted, selected content has a unique identifier. In one of the preferred method and system embodiments in which the adaptive circuit has the unique identifier, a request for the selected content is received, along with the unique identifier, such as by a network server. The selected content is then encrypted, based upon the unique identifier, to form encrypted content. Configuration information for the adaptive circuit, corresponding to the unique identifier and the encrypted content, is generated to form corresponding configuration information. A service provider, such as through a network server, transfers the encrypted content and the corresponding configuration information to the adaptive circuit having the unique identifier, which may then be configured for use of the selected content.Type: GrantFiled: December 27, 2001Date of Patent: November 22, 2005Assignee: Quicksilver Technology, Inc.Inventors: Paul L. Master, John Watson