Patents Assigned to Rambus Inc.
-
Patent number: 12379858Abstract: A memory module includes one or more memory devices and a memory interface chip coupled to the one or more memory devices via one or more communication links. The memory module further includes a persistent memory storing one or more sets of training and calibration settings corresponding to communication over the one or more communication links, where the one or more sets of training and calibration settings are stored in the persistent memory before operation of the memory module and used to configure one or more components of the memory interface chip during the operation of the memory module.Type: GrantFiled: April 23, 2024Date of Patent: August 5, 2025Assignee: Rambus Inc.Inventors: Thomas Vogelsang, Brent Steven Haukness
-
Patent number: 12373333Abstract: Improvements are disclosed for “leveling” or averaging out more evenly the number of activate/precharge cycles seen by the rows of a memory component, so that one or more particular rows are not excessively stressed (relative to the other rows). In one embodiment, a memory controller includes remapping facilities arranged to move data stored in a physical row from RPK to RPK? and modify the mapping from logical row RLK while minimizing impact on normal read/write operations. Remapping operations may be scheduled relative to refresh or other maintenance operations. Remapping operations may be conditionally deferred so as to minimize performance impact.Type: GrantFiled: January 9, 2024Date of Patent: July 29, 2025Assignee: Rambus Inc.Inventors: Frederick A. Ware, Craig E. Hampel
-
Patent number: 12374388Abstract: A DRAM device may be configured to retransmit or not retransmit zero or more of command/address signals, write data signals, read data signals, and/or data strobe signals. The DRAM device may have separate, unidirectional read data signal and write data signal interfaces. Combined activate and read or write commands may be implemented. The configuration of the DRAM to retransmit or not retransmit signals may be determined by the DRAM device's physical location on a module via hardwired configuration pins. The various configurations allows a DRAM device to be used on both a long and narrow form factor module and a DIMM module.Type: GrantFiled: April 29, 2024Date of Patent: July 29, 2025Assignee: Rambus Inc.Inventor: Torsten Partsch
-
Patent number: 12375109Abstract: Systems and techniques that detect and correct failure of data storage and communication operations, including obtaining a first plurality of values, selecting a first plurality of error correction values to generate a first codeword, wherein the first codeword is associated with a plurality of syndrome values that encode a second subset of the first plurality of values, and causing a first processing device or a second processing device to restore the first plurality of values based on the first codeword.Type: GrantFiled: October 31, 2023Date of Patent: July 29, 2025Assignee: Rambus Inc.Inventors: Thomas Vogelsang, Michael Alexander Hamburg, John Eric Linstadt, Evan Lawrence Erickson
-
Patent number: 12367921Abstract: Disclosed is a memory system including a memory component having at least one tag row and at least one data row and multiple ways to hold a data group as a cache-line or cache-block. The memory system includes a memory controller that is connectable to the memory component to implement a cache and operable with the memory controller and the memory component in each of a plurality of operating modes including a first and second operating mode having differing addressing and timing requirements for accessing the data group. The first operating mode having placement of each of at least two ways of a data group in differing rows in the memory component, with tag access and data access not overlapped. The second operating mode having placement of all ways of a data group in a same row in the memory component, with tag access and data access overlapped.Type: GrantFiled: November 6, 2023Date of Patent: July 22, 2025Assignee: Rambus Inc.Inventors: Frederick A. Ware, Thomas Vogelsang, Michael Raymond Miller, Collins Williams
-
Patent number: 12367159Abstract: A memory device includes receivers that use CMOS signaling levels (or other relatively large signal swing levels) on its command/address and data interfaces. The memory device also includes an asynchronous timing input that causes the reception of command and address information from the CMOS level receivers to be decoded and forwarded to the memory core (which is self-timed) without the need for a clock signal on the memory device's primary clock input. Thus, an activate row command can be received and initiated by the memory core before the memory device has finished exiting the low power state. Because the row operation is begun before the exit wait time has elapsed, the latency of one or more accesses (or other operations) following the exit from the low power state is reduced.Type: GrantFiled: April 12, 2023Date of Patent: July 22, 2025Assignee: Rambus Inc.Inventor: Frederick A. Ware
-
Patent number: 12353283Abstract: A serial presence detect (SPD) device includes nonvolatile memory to store SPD information. Parity information suitable for single error correct and double error detect (SEC-DED) is also stored in association with the SPD information in the nonvolatile memory. The combination of SPD information and parity information is organized into codewords addressable at each memory location. During an initialization period occurring after a power on reset and before the SPD device is accepting I2C commands, the SPD device checks each memory location (codeword) for errors. Each error detected is counted to provide an indicator of device health. Before the initialization period expires, the SPD device writes a corrected codeword back to the nonvolatile memory.Type: GrantFiled: April 8, 2024Date of Patent: July 8, 2025Assignee: Rambus Inc.Inventors: Aws Shallal, Chen Chen
-
Patent number: 12353337Abstract: An application-specific integrated circuit for an artificial neural network is integrated with a high-bandwidth memory. A processing die with tiled neural-network processing units is bonded to a stack of memory dies with memory banks laid out to establish relatively short connections to overlying processing units. The memory banks form vertical groups of banks for each overlying processing unit. A switch matrix on the processing die allows each processing unit to communicate with its vertical group of banks via a short, fast inter-die memory channel or with more remote groups of banks under neighboring processing units.Type: GrantFiled: August 30, 2021Date of Patent: July 8, 2025Assignee: Rambus Inc.Inventors: Steven C. Woo, Thomas Vogelsang
-
Patent number: 12346198Abstract: When writing a block (e.g., cache line) of data to a memory, error detection and correction (EDC) information (check) symbols are calculated. The block of data, a first portion of the check symbols, and metadata are all written concurrently at a first address. The remaining portion of the check symbols are written at a second, different from the first, address. When reading the block of data, a first read command accesses the block of data, the first portion of the check symbols, and the metadata from the first address. Only the first portion of the check symbols is used to determine a first number of errors (if any) in the accessed data. If the first number of errors meets a threshold number of errors, a second read command is issued to access the second portion of the check symbols.Type: GrantFiled: June 24, 2023Date of Patent: July 1, 2025Assignee: Rambus Inc.Inventors: Evan Lawrence Erickson, John Eric Linstadt
-
Patent number: 12346283Abstract: The timing of the synchronous interface is controlled by a clock signal driven by a controller. The clock is toggled in order to send a command to a memory device via the interface. If there are no additional commands to be sent via the interface, the controller suspends the clock signal. When the memory device is ready, the memory device drives a signal back to the controller. The timing of this signal is not dependent upon the clock signal. Receipt of this signal by the controller indicates that the memory device is ready and the clock signal should be resumed so that a status of the command can be returned via the interface, or another command issued via the interface.Type: GrantFiled: June 10, 2024Date of Patent: July 1, 2025Assignee: Rambus Inc.Inventor: Yuanlong Wang
-
Patent number: 12347479Abstract: An integrated circuit includes a physical layer interface having a control timing domain and a data timing domain, and circuits that enable the control timing domain during a change in power conservation mode in response to a first event, and that enable the data timing domain in response to a second event. The control timing domain can include interface circuits coupled to a command and address path, and the data timing domain can include interface circuits coupled to a data path.Type: GrantFiled: March 7, 2024Date of Patent: July 1, 2025Assignee: Rambus Inc.Inventors: Ian Shaeffer, Lei Luo, Liji Gopalakrishnan
-
Patent number: 12346608Abstract: A buffer chip includes a first interface to receive in-band register access commands from a host and a second interface to receive side-band register access commands from the host. The buffer chip further includes an arbitration circuit coupled to the first interface and to the second interface, wherein the arbitration circuit is to receive control signals from the first interface indicating a first pending register access command for the first interface, and wherein the arbitration circuit is to select the first pending register access command from concurrent pending register access commands from the first interface and the second interface using the control signals. In addition, the buffer chip includes a command buffer register coupled to the arbitration circuit, wherein the arbitration circuit to perform, on the command buffer register, a register access operation corresponding to the first pending register access command.Type: GrantFiled: October 30, 2023Date of Patent: July 1, 2025Assignee: Rambus Inc.Inventor: Srinivas Satish Babu Bamdhamravuri
-
Patent number: 12347480Abstract: A dynamic random access memory (DRAM) component (e.g., module or integrated circuit) can be configured to have multiple rows in the same bank open concurrently. The controller of the component divides the address space of the banks into segments based on row address ranges. These row address ranges do not necessarily correspond to row address ranges of the bank's subarrays (a.k.a. memory array tiles—MATs). When a command is sent to open a row, the controller marks a plurality of the segments as blocked. The controller thereby tracks address ranges in a bank where it will not open a second row unless and until the first row is closed. The memory component may store information about which, and how many, segments should be blocked in response to opening a row. This information may be read by the controller during initialization.Type: GrantFiled: October 30, 2023Date of Patent: July 1, 2025Assignee: Rambus Inc.Inventors: Thomas Vogelsang, John Eric Linstadt, Liji Gopalakrishnan
-
Patent number: 12346188Abstract: Embodiments generally relate to a memory device. In one embodiment, the memory device includes a clock receiver circuit that receives an external clock signal and provides an internal clock signal. The memory device also includes a delay-locked loop circuit (DLL) having an input, and a circuit that receives the internal clock signal. The circuit selects which pulses of the internal clock signal are applied to the input of the DLL, such that no more than two clock pulses selected from at least three consecutive pulses of the external clock signal are applied to the input of the DLL during a predetermined interval.Type: GrantFiled: April 23, 2024Date of Patent: July 1, 2025Assignee: Rambus Inc.Inventors: Dinesh Patil, Amir Amirkhany, Farrukh Aquil, Kambiz Kaviani, Frederick A. Ware
-
Patent number: 12341569Abstract: Semiconductor devices, packaging architectures and associated methods are disclosed. In one embodiment, a wireline signaling link is disclosed. The wireline signaling link includes a first transceiver circuit disposed on a first integrated circuit (IC) chip. The first transceiver circuit includes first transmit circuitry to transmit a first set of symbols representing first data, each symbol having a symbol time. The first transceiver circuit also includes first receiver circuitry to receive a second set of symbols representing second data. A second transceiver circuit is disposed on a second IC chip. The wireline signaling link includes a bidirectional channel having a first end coupled to the first transceiver circuit and a second end coupled to the second transceiver circuit.Type: GrantFiled: December 28, 2023Date of Patent: June 24, 2025Assignee: Rambus Inc.Inventors: Ali Khoshniat, Ramin Farjadrad
-
Patent number: 12340123Abstract: A memory module with multiple memory devices includes a buffer system that manages communication between a memory controller and the memory devices. The memory module additionally includes a command input port to receive command and address signals from a controller and, also in support of capacity extensions, a command relay circuit coupled to the command port to convey the commands and addresses from the memory module to another module or modules. Relaying commands and addresses introduces a delay, and the buffer system that manages communication between the memory controller and the memory devices can be configured to time data communication to account for that delay.Type: GrantFiled: October 29, 2023Date of Patent: June 24, 2025Assignee: Rambus Inc.Inventors: Frederick A. Ware, Scott C. Best
-
Patent number: 12326751Abstract: A memory system in which a timing drift that would occur in distribution of a first timing signal for data transport in a memory device is determined by measuring the actual phase delays occurring in a second timing signal that has a frequency lower than that of the first timing signal and is distributed in one or more circuits mimicking the drift characteristics of at least a portion of distribution of the first timing signal. The actual phase delays are determined in the memory device and provided to a memory controller so that the phases of the timing signals used for data transport may be adjusted based on the determined timing drift.Type: GrantFiled: April 15, 2024Date of Patent: June 10, 2025Assignee: Rambus Inc.Inventors: Jun Kim, Pak Shing Chau, Wayne S. Richardson
-
Patent number: 12327049Abstract: A stacked memory device includes memory dies over a base die. The base die includes separate memory channels to the different dies and external channels that allow an external processor access to the memory channels. The base die allows the external processor to access multiple memory channels using more than one external channel. The base die also allows the external processor to communicate through the memory device via the external channels, bypassing the memory channels internal to the device. This bypass functionality allows the external processor to connect to additional stacked memory devices.Type: GrantFiled: September 19, 2023Date of Patent: June 10, 2025Assignee: Rambus Inc.Inventor: Thomas Vogelsang
-
Patent number: 12327042Abstract: Technologies for securing dynamic random access memory contents to non-volatile memory in a persistent memory module are described. One persistent memory module includes an inline memory encryption (IME) circuit that receives a data stream from a host, encrypts the data stream into encrypted data, and stores the encrypted data in DRAM. A management processor transfers the encrypted data from the DRAM to persistent storage memory responsive to a signal associated with a power-loss or power-down event.Type: GrantFiled: April 25, 2023Date of Patent: June 10, 2025Assignee: Rambus Inc.Inventors: Taeksang Song, Evan Lawrence Erickson, Craig E. Hampel
-
Patent number: 12327590Abstract: A method of controlling a memory device is disclosed. The method includes receiving an address value that indicates a range of addresses within the memory device, each address within the range of addresses corresponding to storage locations within each of two distinct storage dice within the memory device. The address value is stored within a programmable register within the memory device.Type: GrantFiled: February 15, 2018Date of Patent: June 10, 2025Assignee: Rambus Inc.Inventor: Scott C. Best