Patents Assigned to SGS-Thomson Microelectronics Limited
-
Patent number: 7627130Abstract: A circuit for processing broadcast signals that includes circuitry for receiving and processing broadcast signals which contain audio information and providing a first audio signal, and circuitry for controlling the amplitude of a received second audio signal in response to a first control signal, and providing a third audio signal wherein the circuit further comprises circuitry that receives the first audio signal and provides the second audio signal for automatically limiting the amplitude of the first audio signal in response to at least one reference signal.Type: GrantFiled: March 24, 1998Date of Patent: December 1, 2009Assignee: SGS-Thomson Microelectronics LimitedInventor: Pascal Mellot
-
Patent number: 7149663Abstract: A method for selecting an order in which to sift variables in a binary decision diagram. The method includes an act of arranging the variables of the binary decision diagram on nodes of a graph, with the nodes of the graph being labeled with the variables of the system such that a set of functions labeling the leaves reachable from a node correspond to the set of functions which depend on the variables labeling the node. The method further includes an act of traversing the graph in a depth first manner to produce a list of the labels in the selected order.Type: GrantFiled: September 23, 1998Date of Patent: December 12, 2006Assignee: SGS-Thomson Microelectronics LimitedInventor: Geoff Barrett
-
Patent number: 7047399Abstract: A computer system for executing branch instructions and a method of executing branch instructions are described. Two instruction fetchers respectively fetch a sequence of instructions from memory for execution and a sequence of instructions commencing from a target location identified by a set branch instruction in a sequence of instructions being executed. When an effect branch signal is generated, the target instructions are next executed, and the fetcher which was fetching the instructions for execution commences fetching of the target instructions. The effect branch signal is generated separately from the set branch instruction. In another aspect, the effect branch signal is generated on execution of a conditional effect branch instruction, located at the point in the instruction sequence where the branch is to be taken.Type: GrantFiled: April 25, 2001Date of Patent: May 16, 2006Assignee: SGS-Thomson Microelectronics LimitedInventors: Andrew C. Sturges, Nathan M. Sidwell
-
Publication number: 20050132141Abstract: A cache system is provided which includes a cache memory and a cache refill mechanism which allocates one or more of a set of cache partitions in the cache memory to an item in dependence on the address of the item in main memory. This is achieved in one of the described embodiments by including with the address of an item a set of partition selector bits which allow a partition mask to be generated to identify into which cache partition the item may be loaded.Type: ApplicationFiled: January 28, 2005Publication date: June 16, 2005Applicant: STMicroelectronics Limited (formerly SGS-Thomson Microelectronics LimitedInventors: Andrew Sturges, David May
-
Patent number: 6629208Abstract: A method of operating a cache memory is described in a system in which a processor is capable of executing a plurality of processes, each process including a sequence of instructions. In the method a cache memory is divided into cache partitions, each cache partition having a plurality of addressable storage locations for holding items in the cache memory. A partition indicator is allocated to each process identifying which, if any, of said cache partitions is to be used for holding items for use in the execution of that process. When the processor requests an item from main memory during execution of said current process and that item is not held in the cache memory, the item is fetched from main memory and loaded into one of the plurality of addressable storage locations in the identified cache partition.Type: GrantFiled: August 8, 2001Date of Patent: September 30, 2003Assignee: SGS-Thomson Microelectronics LimitedInventors: Andrew Craig Sturges, David May
-
Patent number: 6564314Abstract: A computer system has compact instructions avoiding the need for redundant bit locations and needing simple decoding. Logic circuitry is arranged to respond to an instruction set comprising a plurality of selectable instructions of different bit lengths. Each instruction is based on a format of predetermined bit length and a predetermined sequence of instruction fields each of a respective predetermined bit length. Some instructions omit a selected one of the fields and include an identifier of less bit length than the omitted field to indicate which field is omitted. Thus this bit length of the instruction is compressed. The logic circuitry is operable to restore the omitted field on execution of the instruction.Type: GrantFiled: June 7, 1995Date of Patent: May 13, 2003Assignee: SGS-Thomson Microelectronics LimitedInventors: Michael David May, Andrew Craig Sturges, Nathan Mackenzie Sidwell
-
Patent number: 6546467Abstract: A computer system has a processor, a cache and a main memory. A cache coherency mechanism ensures that the contents of the cache are coherent with respect to main memory by the provision of cache coherency instructions which each specify: 1) an operation to be executed on the contents of a location in the cache; and 2) an address in main memory. The operation is executed for the contents of the location in the cache which could be filled by an access to that address in main memory if the executing process normally has access to that address in main memory, regardless of whether or not the contents of the specified address in main memory are held at that location in the cache. This provides an extra degree of freedom because it is not necessary for the cache coherency operation to be requested in respect of a particular address stored in the cache. The instruction can specify any address which would map onto that cache location.Type: GrantFiled: March 2, 1998Date of Patent: April 8, 2003Assignee: SGS-Thomson Microelectronics LimitedInventors: Glenn Farrall, Bruno Fel, Catherine Barnaby
-
Patent number: 6493315Abstract: An ATM routing switch has a buffer circuit for holding cells located on queues at output ports, the buffer having a first reserve buffer capacity for cells of a first type requiring integrity of cell transmission and a first designation for use in determining a permitted path through the network, a second reserve buffer capacity for cells of the first type having a second designation for use in determining a different permitted path in the network and a third reserve buffer capacity for cells of a second type accepting some loss of cells in transmission, flow control circuitry operating to limit input of cells of either the first or second type if predetermined thresholds for the first, second or third buffer capacities are reached.Type: GrantFiled: August 28, 1997Date of Patent: December 10, 2002Assignees: SGS-Thomson Microelectronics Limited, Thomson-CSFInventors: Robert Simpson, Neil Richards, Peter Thompson, Pascal Moniot, Marcello Coppola, Vincent Cottignies, Pierre Dumas, David Mouen Makoua
-
Patent number: 6453385Abstract: A cache system and method of operating are described in which a cache is connected between a processor and a main memory of a computer. The cache system includes a cache memory having a set of cache partitions. Each cache partition has a plurality of addressable storage locations for holding items fetched from said main memory for use by the processor. The cache system also includes a cache refill mechanism arranged to fetch an item from the main memory and to load said item into the cache memory at one of said addressable storage locations in a cache partion wich depends on the address of said item in the main memory. This is achieved by a cache partition access table holding in association with addresses of items to be cached respective multi-bit partition indications identifying one or more cache partition into which the item is to be loaded.Type: GrantFiled: January 27, 1998Date of Patent: September 17, 2002Assignee: SGS-Thomson Microelectronics LimitedInventors: Andrew Craig Sturges, David May, Glenn Farrall, Bruno Fel, Catherine Barnaby
-
Patent number: 6430727Abstract: A single chip integrated circuit device includes a breakpoint range unit having first and second breakpoint registers for holding respectively lower and upper breakpoint addresses between which normal operation of the CPU is to be interrupted for diagnostic purposes. The breakpoint range unit further has comparison logic operative to compare the contents of the address register with each of a lower and upper breakpoint address, and to issue a breakpoint signal when the address held in an address register is equal to the lower breakpoint address or between the lower and upper breakup addresses. On chip control logic is connected to receive the breakpoint signal and arranged to interrupt normal operation of the CPU when the breakpoint signal is received. The comparison logic includes inverse state logic configured to set an inverse state indicator to cause generation of the breakpoint signal outside the address range defined by the upper and lower breakpoint address.Type: GrantFiled: December 19, 1997Date of Patent: August 6, 2002Assignee: SGS-Thomson Microelectronics LimitedInventor: Robert Warren
-
Publication number: 20020078330Abstract: A computer system for executing branch instructions and a method of executing branch instructions are described. Two instruction fetchers respectively fetch a sequence of instructions from memory for execution and a sequence of instructions commencing from a target location identified by a set branch instruction in a sequence of instructions being executed. When an effect branch signal is generated, the target instructions are next executed, and the fetcher which was fetching the instructions for execution commences fetching of the target instructions.Type: ApplicationFiled: April 25, 2001Publication date: June 20, 2002Applicant: SGS-Thomson Microelectronics LimitedInventors: Andrew C. Sturges, Nathan M. Sidwell
-
Patent number: 6356960Abstract: There is disclosed a computer system including a microprocessor on an integrated circuit chip comprising an on-chip CPU and a debugging port connected to a communication bus on the integrated circuit and to an external debugging computer device. The external debugging device is operable to transmit control signals through the debugging port: a) to stop execution by the CPU of instructions obtained from a first on-chip memory; b) to provide from a second memory associated with the external debugging computer device a debugging routine to be executed by the CPU; and c) to restart operation of the CPU after the routine with execution of instructions from an address determined by the external debugging device. The on-chip CPU is operable with code in the first memory which is independent of the debugging routine. A method of operating such a computer system with an external debugging device is also disclosed.Type: GrantFiled: November 9, 2000Date of Patent: March 12, 2002Assignee: SGS-Thomson Microelectronics LimitedInventors: Andrew Michael Jones, David Alan Edwards, Michael David May
-
Publication number: 20020002657Abstract: A method of operating a cache memory is described in a system in which a processor is capable of executing a plurality of processes, each process including a sequence of instructions. In the method a cache memory is divided into cache partitions, each cache partition having a plurality of addressable storage locations for holding items in the cache memory. A partition indicator is allocated to each process identifying which, if any, of said cache partitions is to be used for holding items for use in the execution of that process. When the processor requests an item from main memory during execution of said current process and that item is not held in the cache memory, the item is fetched from main memory and loaded into one of the plurality of addressable storage locations in the identified cache partition.Type: ApplicationFiled: August 8, 2001Publication date: January 3, 2002Applicant: SGS-Thomson Microelectronics LimitedInventors: Andrew C. Sturges, David May
-
Patent number: 6295580Abstract: A method of operating a cache memory is described in a system in which a processor is capable of executing a plurality of processes, each process including a sequence of instructions. In the method a cache memory is divided into cache partitions, each cache partition having a plurality of addressable storage locations for holding items in the cache memory. A partition indicator is allocated to each process identifying which, if any, of said cache partitions is to be used for holding items for use in the execution of that process. When the processor requests an item from main memory during execution of said current process and that item is not held in the cache memory, the item is fetched from main memory and loaded into one of the plurality of addressable storage locations in the identified cache partition.Type: GrantFiled: January 27, 1998Date of Patent: September 25, 2001Assignee: SGS-Thomson Microelectronics LimitedInventors: Andrew Craig Sturges, David May
-
Patent number: 6279103Abstract: There is disclosed a single chip integrated circuit device comprising an instruction trace controller operable to monitor an address in memory of instructions to be executed by an on-chip CPU. The instruction trace controller is connected to trace storage locations for causing selected ones of said addresses to be stored at said trace locations, dependent upon detection that one of said addresses is not the next sequential address in memory after the previous one of the addresses. There is also disclosed a method of providing an instruction trace from an on-chip CPU within a single chip integrated circuit device in which addresses in memory of instructions to be executed by the CPU are held sequentially in an instruction pointer register.Type: GrantFiled: December 19, 1997Date of Patent: August 21, 2001Assignee: SGS-Thomson Microelectronics LimitedInventor: Robert Warren
-
Patent number: 6229789Abstract: An ATM routing switch has a plurality of output ports for handling digital signal cells on a first type requiring integrity of cell transmission and a second type accepting some loss of cells in transmission, the output ports having control circuitry to provide a plurality of queues of cells at each output port, each queue comprising only cells of a single type while each port outputs a mixture of cells of both types on a common output path flow control indicators on incoming cells being used to inhibit output of cells along any path to a destination for which a flow control indicator has indicated congestion.Type: GrantFiled: August 28, 1997Date of Patent: May 8, 2001Assignee: SGS-Thomson Microelectronics LimitedInventors: Robert Simpson, Neil Richards, Peter Thompson, Pascal Moniot, Marcello Coppola, Pierre Dumas, Thierry Grenot, David Mouen Makoua
-
Patent number: 6204780Abstract: According to the present invention circuitry is provided for processing digital data items. The circuitry comprises compression and decompression circuitry. The compression circuitry further comprises: a circuit for transforming M number of data items into N number of data items; a circuit for quantising P number of data items and producing Q number of data items; and a circuit for appropriately storing in memory and/or transferring R number of data items. The decompression circuitry comprises: a circuit for appropriately retrieving from memory and/or receiving S number of data items; a circuit for dequantising T number of data items and producing U number of dequantised data items; and a circuit for receiving and inverse transforming V number of data items into W number of data items, said W data items being representative of said M data items.Type: GrantFiled: June 16, 1998Date of Patent: March 20, 2001Assignee: SGS-Thomson Microelectronics LimitedInventor: Anthony James Carvallo Cole
-
Patent number: 6178525Abstract: There is disclosed a single chip integrated circuit device including on-chip functional circuitry and a plurality of diagnostic units connected to monitor the on-chip functional circuitry. The plurality of diagnostic units detect respective trigger conditions by comparing signals from the on-chip functional circuitry with data held in respective diagnostic registers of the diagnostic units. The single chip integrated circuit device further includes trigger sequence control circuitry arranged to receive the trigger conditions and to initiate a trigger message when a predetermined sequence of the trigger conditions is detected. There is also disclosed a method of controlling such trigger sequences.Type: GrantFiled: February 23, 1998Date of Patent: January 23, 2001Assignee: SGS-Thomson Microelectronics LimitedInventor: Robert Warren
-
Patent number: 6145077Abstract: A computer and a method of operating a computer is disclosed which allow manipulation of data values in the context of the execution of so-called "packed instructions". Packed instructions are carried out on packed operands. A packed operand comprises a data string consisting of a plurality of sub-strings, each defining a particular data value or object. The invention relates to a restructuring instruction which allows objects to be reorganized within a data string thereby minimizing loading and storing operations to memory.Type: GrantFiled: May 14, 1996Date of Patent: November 7, 2000Assignee: SGS-Thomson Microelectronics LimitedInventors: Nathan Mackenzie Sidwell, Catherine Louise Barnaby
-
Patent number: 6144640Abstract: An ATM routing switch for bidirectional transmission of at least two types of cell, one type accepting variable bit rate of transmission and a second type accepting some loss of cells in transmission, includes first reserve buffer capacity for cells of the first type, a second reserve buffer capacity for cells of said second type and control circuitry for generating a flow control signal (FCT) if a predetermined threshold for the first buffer capacity is reached by input of cells of said first type, and discarding input cells of said second type if a predetermined threshold for said second buffer capacity has been reached by input of cells of said second type.Type: GrantFiled: August 28, 1997Date of Patent: November 7, 2000Assignee: SGS-Thomson Microelectronics LimitedInventors: Robert Simpson, Neil Richards, Peter Thompson, Pascal Moniot, Marcello Coppola, Pierre Dumas, Thierry Grenot, David Mouen Makoua