Patents Assigned to SilTerra Malaysia Sdn. Bhd.
-
Patent number: 11719669Abstract: A device for determining information of a substance in a matter comprising a substrate layer; an inter-layer dielectric disposed on the substrate layer; an electronic circuitry substantially formed in the inter-layer dielectric and includes a plurality of metal layers with at least one metal layer being used as an inner electrode, a sensing instrument having at least one sensing component that includes a piezoelectric layer and the inner electrode that is positioned adjacent to an inner surface of the piezoelectric layer, and at least one binding layer disposed on the inter-layer dielectric for binding the substance, wherein the sensing component allows the device to determine the information of the substance upon detecting presence of the substance at the binding layer.Type: GrantFiled: February 19, 2021Date of Patent: August 8, 2023Assignee: Silterra Malaysia Sdn. Bhd.Inventors: Mohanraj Soundara Pandian, Arjun Kumar Kantimahanti
-
Publication number: 20210341424Abstract: A device for determining information of a substance in a matter comprising a substrate layer; an inter-layer dielectric disposed on the substrate layer; an electronic circuitry substantially formed in the inter-layer dielectric and includes a plurality of metal layers with at least one metal layer being used as an inner electrode, a sensing instrument having at least one sensing component that includes a piezoelectric layer and the inner electrode that is positioned adjacent to an inner surface of the piezoelectric layer, and at least one binding layer disposed on the inter-layer dielectric for binding the substance, wherein the sensing component allows the device to determine the information of the substance upon detecting presence of the substance at the binding layer.Type: ApplicationFiled: February 19, 2021Publication date: November 4, 2021Applicant: Silterra Malaysia Sdn. Bhd.Inventors: MOHANRAJ SOUNDARA PANDIAN, Arjun Kumar Kantimahanti
-
Publication number: 20210257395Abstract: A method for producing a silicon nanosensor integrated with advanced complementary metal oxide semiconductor (CMOS) logic circuit having gate length (Lg) of less than 0.25 ?m, comprising the steps of: allocating a silicon nanosensor region and a CMOS logic circuit region on one bulk silicon substrate; forming silicon nanowires at the allocated nanosensor region while shielding the CMOS logic circuit region; applying a layer of protecting hardmask on the substrate such that the hardmask acts as an extra protection layer to the nanosensor region while acting as a hardmask for CMOS logic circuit formation process thereinafter; subjecting the substrate to selective etching to form trenches, filling the trenches with silicon oxide and subjecting the substrate to chemical mechanical planarization; and removing the hardmask from the substrate in a region-by-region manner, in which the nanosensor region remains unexposed while removing hardmark from the CMOS logic circuit region, and vice versa.Type: ApplicationFiled: October 9, 2019Publication date: August 19, 2021Applicant: Silterra Malaysia Sdn. Bhd.Inventors: Saw Li Lee, Arjun Kumar Kantimahanti, Seok Man Yun, Seng Jie Sia, Eng Pheow Tan
-
Patent number: 10322929Abstract: This disclosure describes a monolithic integrated device that comprises a substrate layer being the base of the device, an inter-layer dielectric disposed on top of the substrate layer and below a passivation layer, an electronic circuitry formed within the inter-layer dielectric and supported by the substrate layer, the electronic circuitry comprises a plurality of metal layers formed by one or more spaced apart metals; and at least one micromachined ultrasonic transducer. Each micromachined ultrasonic transducer comprises a bottom electrode disposed on top of the passivation layer and connected to the electronic circuitry, a piezoelectric disposed on top of the bottom electrode, a top electrode disposed on top of the piezoelectric, and an elastic layer positioned on top of the top electrode. There is a cavity formed below the bottom electrode that extends from the passivation layer to a portion of the inter-layer dielectric.Type: GrantFiled: January 19, 2018Date of Patent: June 18, 2019Assignee: Silterra Malaysia Sdn. Bhd.Inventors: Mohanraj Soundara Pandian, Arjun Kumar Kantimahanti
-
Publication number: 20190100427Abstract: This disclosure describes a monolithic integrated device that comprises a substrate layer being the base of the device, an inter-layer dielectric disposed on top of the substrate layer and below a passivation layer, an electronic circuitry formed within the inter-layer dielectric and supported by the substrate layer, the electronic circuitry comprises a plurality of metal layers formed by one or more spaced apart metals; and at least one micromachined ultrasonic transducer. Each micromachined ultrasonic transducer comprises a bottom electrode disposed on top of the passivation layer and connected to the electronic circuitry, a piezoelectric disposed on top of the bottom electrode, a top electrode disposed on top of the piezoelectric, and an elastic layer positioned on top of the top electrode. There is a cavity formed below the bottom electrode that extends from the passivation layer to a portion of the inter-layer dielectric.Type: ApplicationFiled: January 19, 2018Publication date: April 4, 2019Applicant: Silterra Malaysia Sdn. Bhd.Inventors: Mohanraj Soundara Pandian, Arjun Kumar Kantimahanti
-
Patent number: 10199430Abstract: Monolithic integrated device having an architecture that allows an acoustic device to transduce either surface acoustic waves or bulk acoustic waves, comprising: a substrate layer being the base of the device; an inter-layer dielectric disposed on top of the substrate layer; an electronic circuitry substantially formed in the inter-layer dielectric and supported by the substrate layer, the electronic circuitry comprises a plurality of metal layers; and a piezoelectric layer being sandwiched between a top electrode and a bottom electrode within the inter-layer dielectric. The top electrode is an upper metal layer belonging to the electronic circuitry and the bottom electrode is a lower metal layer belonging to the electronic circuitry. To transduce the bulk acoustic waves, the inter-layer dielectric is formed with a top cavity above the top electrode and a bottom cavity below the bottom electrode.Type: GrantFiled: April 21, 2017Date of Patent: February 5, 2019Assignee: SILTERRA MALAYSIA SDN. BHD.Inventors: Mohanraj Soundara Pandian, Wee Song Tay, Venkatesh Madhaven, Arjun Kumar Kantimahanti
-
Publication number: 20180151622Abstract: Monolithic integrated device having an architecture that allows an acoustic device to transduce either surface acoustic waves or bulk acoustic waves, comprising: a substrate layer being the base of the device; an inter-layer dielectric disposed on top of the substrate layer; an electronic circuitry substantially formed in the inter-layer dielectric and supported by the substrate layer, the electronic circuitry comprises a plurality of metal layers; and a piezoelectric layer being sandwiched between a top electrode and a bottom electrode within the inter-layer dielectric. The top electrode is an upper metal layer belonging to the electronic circuitry and the bottom electrode is a lower metal layer belonging to the electronic circuitry. To transduce the bulk acoustic waves, the inter-layer dielectric is formed with a top cavity above the top electrode and a bottom cavity below the bottom electrode.Type: ApplicationFiled: April 21, 2017Publication date: May 31, 2018Applicant: Silterra Malaysia Sdn. Bhd.Inventors: Mohanraj Soundara Pandian, Wee Song Tay, Venkatesh Madhaven, Arjun Kumar Kantimahanti
-
Patent number: 9111676Abstract: A parallel stacked symmetrical and differential inductor and manufacturing method of the same is disclosed. The parallel stacked symmetrical and differential inductor is disposed on a substrate and comprises at least one first conductive layer (202, 204) disposed on an insulating layer and at least one subsequent conductive layer (206, 208) disposed on a plurality of insulating layers stacked under the at least one first conductive layer (202, 204). The at least one first conductive layer (202, 204) and each of the at least one subsequent conductive layer (206, 208) are electrically connected by a first plurality of conductive plugs (214) in a winding region (104). Each of the at least one subsequent conductive layer (206, 208) are electrically connected by a second plurality of conductive plugs (212) in a bridge region (102).Type: GrantFiled: March 12, 2013Date of Patent: August 18, 2015Assignee: Silterra Malaysia Sdn. Bhd.Inventors: Chun Lee Ler, Mohd Hafis Mohd Ali, Yusman Yusof, Subhash Chander Rustagi
-
Patent number: 9091928Abstract: A method for manufacturing a planarized reflective layer disposed on a hinge layer connected to a hinge support post (210) is disclosed. The method comprises depositing a first layer of a first material to form the hinge layer (206), patterning a first mask over the first layer and selectively removing the first material not covered by any of the first mask to form a plurality of recesses, depositing a second layer of a second material over the first layer, patterning a second mask over the second layer and selectively removing the second material not covered by any of the second mask to form a hinge component (212), depositing a reflective layer (202) of a reflective material over the second layer and planarizing the reflective layer (202) to form a substantially planar reflective surface.Type: GrantFiled: December 28, 2012Date of Patent: July 28, 2015Assignee: Silterra Malaysia Sdn. Bhd.Inventors: Mohanraj Soundara Pandian, Wee Song Tay, Muniandy Shunmugam, Venkatesh Madhaven, Arjun Kumar Kantimahanti
-
Patent number: 8633113Abstract: A method for fabricating a bottom oxide layer in a trench (102) is disclosed. The method comprises forming the trench (102) in a semiconductor substrate (100), depositing an oxide layer to partially fill a field area (104) and the trench (102), wherein said oxide layer has oxide overhang portions (106) and removing the oxide overhang portions (106) of the deposited oxide layer. Thereafter, the method comprises forming a bottom anti-reflective coating (BARC) layer (108) to cover the oxide layer in the field area (104) and the trench (102), removing the BARC layer (110) from the field area (104), while retaining a predetermined thickness of the BARC layer (112) in the trench (102), removing the oxide layer from the field area (104) and removing the BARC layer and oxide layer in the trench (102) to obtain a predetermined thickness of the bottom oxide layer (114).Type: GrantFiled: May 22, 2012Date of Patent: January 21, 2014Assignee: Silterra Malaysia Sdn BhdInventors: Charlie Tay, Venkatesh Madhaven, Arjun K. Kantimahanti
-
Publication number: 20130249660Abstract: A parallel stacked symmetrical and differential inductor and manufacturing method of the same is disclosed. The parallel stacked symmetrical and differential inductor is disposed on a substrate and comprises at least one first conductive layer (202, 204) disposed on an insulating layer and at least one subsequent conductive layer (206, 208) disposed on a plurality of insulating layers stacked under the at least one first conductive layer (202, 204). The at least one first conductive layer (202, 204) and each of the at least one subsequent conductive layer (206, 208) are electrically connected by a first plurality of conductive plugs (214) in a winding region (104). Each of the at least one subsequent conductive layer (206, 208) are electrically connected by a second plurality of conductive plugs (212) in a bridge region (102).Type: ApplicationFiled: March 12, 2013Publication date: September 26, 2013Applicant: SILTERRA MALAYSIA SDN. BHD.Inventors: Chun Lee LER, Mohd Hafis MOHD ALI, Yusman YUSOF, Subhash Chander RUSTAGI
-
Publication number: 20130171573Abstract: A method for manufacturing a planarised reflective layer disposed on a hinge layer connected to a hinge support post (210) is disclosed. The method comprises depositing a first layer of a first material to form the hinge layer (206), patterning a first mask over the first layer and selectively removing the first material not covered by any of the first mask to form a plurality of recesses, depositing a second layer of a second material over the first layer, patterning a second mask over the second layer and selectively removing the second material not covered by any of the second mask to form a hinge component (212), depositing a reflective layer (202) of a reflective material over the second layer and planarising the reflective layer (202) to form a substantially planar reflective surface.Type: ApplicationFiled: December 28, 2012Publication date: July 4, 2013Applicant: SILTERRA MALAYSIA SDN. BHD.Inventor: SILTERRA MALAYSIA SDN. BHD.
-
Publication number: 20110284990Abstract: A process for making an alignment structure in manufacturing a semiconductor device, comprising copper interconnect (Cu-interconnect) fabrication involving chemical-mechanical planarization (CMP) is disclosed. The process comprises tailoring said CMP process to produce a sufficiently high dishing on a designated alignment key area during bulk removal of Cu. The additional dishing step would have sufficient step height for optical pickup to produce alignment signal. Subsequent photolithographic processes specifically for making conventional alignment structure may thus be omitted. Preferably, the additional dishing is achieved by control over any one or combination of pressuring, vacuuming and/or venting of a CMP head's membrane, inner tube and retaining ring chambers, and selection of any one or combination of pads, slurry, pad conditioner and recipe, and may only need to achieve a removal of up to 100 {dot over (A)}.Type: ApplicationFiled: April 29, 2011Publication date: November 24, 2011Applicant: SILTERRA MALAYSIA SDN BHDInventors: Anbu Selvam Mahalingam, Venkatesh Madhaven
-
Patent number: 7342766Abstract: An on-chip capacitor having a plurality of capacitor layers. Each capacitor layer includes a pair of frames. A first frame of the pair is electrically connected to first frames on each other capacitor layer and a second frame of the pair is electrically connected to second frames on each other capacitor layer. A plurality of tines project from each frame within the respective capacitor layer. The tines from each frame mesh so as to form an array of sequentially alternating tines from each frame to provide a layer capacitance within the capacitor layer. The multi-layer capacitor further includes a plurality of projections from the tines. The projections extend between frames of adjacent capacitor layers so as to provide an interstitial capacitance between the capacitor layers. The total capacitance of the on-chip capacitor is the sum of each layer capacitance and each interstitial capacitance.Type: GrantFiled: October 4, 2005Date of Patent: March 11, 2008Assignee: Silterra Malaysia Sdn. Bhd.Inventor: Chin B. Cheah
-
Patent number: 7262608Abstract: A method for monitoring the depth of at least one via (11) in a wafer including the steps of arranging the via (11) as a capacitive plate (21), providing a corresponding capacitive plate (23), applying an electrical potential difference to the via (11) and the corresponding capacitive plate (23), measuring the resultant capacitance between the via (11) and a corresponding capacitive plate (23) and determining the depth of the at least one via (11) by the capacitance.Type: GrantFiled: October 4, 2005Date of Patent: August 28, 2007Assignee: Silterra Malaysia Sdn. Bhd.Inventors: Chin B. Cheah, Kandasamy Sundaram, Rajagopal Ramakrishnan, Arjun Kumar
-
Patent number: 7259071Abstract: A method for making a semiconductor device having a first active region and a second active region includes providing first and second isolation structures defining the first active region on a substrate. The first active region uses a first operational voltage, and the second active region uses a second operational voltage that is different from the first voltage. A nitride layer overlying the first and second active regions is formed. An oxide layer overlying the nitride layer is formed. A first portion of the oxide layer overlying the first active region is removed to expose a first portion of the nitride layer. The exposed first portion of the nitride layer is removed using a wet etch method while leaving a second portion of the nitride layer that is overlying the second active region intact.Type: GrantFiled: October 25, 2004Date of Patent: August 21, 2007Assignee: SilTerra Malaysia Sdn.Bhd.Inventors: Inki Kim, Sang Yeon Kim, Min Paek, Chiew Sin Ping, Wan Gie Lee, Choong Shiau Chien, Zadig Lam, Hitomi Watanabe, Naoto Inoue
-
Patent number: 7241665Abstract: A method for forming an isolation structure on a semiconductor substrate includes opening a portion of a pad oxide layer overlying the substrate using a process gas including an etchant gas and a polymer-forming gas. A portion of the substrate exposed by the opening step is etched to form a trench having a first slope and a second slope. The first slope is greater than 45 degrees, and the second slope is less than 45 degrees. The trench is filled to form the isolation structure.Type: GrantFiled: July 12, 2006Date of Patent: July 10, 2007Assignee: SilTerra Malaysia Sdn. Bhd.Inventors: Inki Kim, Sang Yeon Kim, Min Paek, Ch'ng Toh Ghee, Ramakrishnan Rajagopal, Chiew Sin Ping, Wan Gie Lee, Choong Shiau Chien, Charlie Tay, Chang Gi Lee, Hitomi Watanabe, Naoto Inoue
-
Publication number: 20060258116Abstract: A method for forming an isolation structure on a semiconductor substrate includes opening a portion of a pad oxide layer overlying the substrate using a process gas including an etchant gas and a polymer-forming gas. A portion of the substrate exposed by the opening step is etched to form a trench having a first slope and a second slope. The first slope is greater than 45 degrees, and the second slope is less than 45 degrees. The trench is filled to form the isolation structure.Type: ApplicationFiled: July 12, 2006Publication date: November 16, 2006Applicant: SilTerra Malaysia Sdn. Bhd.Inventors: Inki Kim, Sang Kim, Min Paek, Ch'ng Toh Ghee, Ramakrishnan Rajagopal, Chiew Ping, Wan Lee, Choong Chien, Charlie Tay, Chang Lee, Hitomi Watanabe, Naoto Inoue
-
Patent number: 7091104Abstract: A method for forming an isolation structure on a semiconductor substrate includes opening a portion of a pad oxide layer overlying the substrate using a process gas including an etchant gas and a polymer-forming gas. A portion of the substrate exposed by the opening step is etched to form a trench having a first slope and a second slope. The first slope is greater than 45 degrees, and the second slope is less than 45 degrees. The trench is filled to form the isolation structure.Type: GrantFiled: January 23, 2003Date of Patent: August 15, 2006Assignee: SilTerra Malaysia Sdn. Bhd.Inventors: Inki Kim, Sang Yeon Kim, Min Paek, Ch'ng Toh Ghee, Ramakrishnan Rajagopal, Chiew Gie Lee, Wan Gie Lee, Choong Shiau Chien, Charlie Tay, Chang Gi Lee, Hitomi Watanabe, Naoto Inoue
-
Patent number: 7022577Abstract: The present invention relates to a method of fabricating a semiconductor device. In specific embodiments, the method comprises providing a semiconductor substrate, and ion implanting dopant impurities over a time period into the semiconductor device by varying an ion energy of implanting the dopant impurities over the time period. The dopant impurities are activation annealed to form one or more doped regions extending below the surface of the semiconductor substrate. The ion energy may be varied continuously or in a stepwise manner over the time period, and may also be varied in a cyclical manner.Type: GrantFiled: June 8, 2004Date of Patent: April 4, 2006Assignee: Silterra Malaysia Sdn. Bhd.Inventor: Narayanan Meyyappan