Patents Assigned to SKYECHIP SDN BHD
-
Publication number: 20240163223Abstract: The present invention relates to a method (100) for network-on-chip arbitration. The method (100) comprises the steps of receiving input from a user via user interface and selecting a plurality of flits from a plurality of ingress into a plurality of virtual channels followed by selecting the flits from the virtual channels into a plurality of egress based on the input from the user. The selection of the flits into the virtual channels and the egress characterized by the steps of computing default and elevated bandwidths of the virtual channels, computing default and elevated weights of the virtual channels based on the default and elevated bandwidths and generating a weightage lookup table using the default and elevated weights to perform arbitration weightage lookup for the flits with default and elevated priority levels for selecting the flits into the virtual channels and the egress, wherein the flits from the different ingress comprise different default and elevated weight.Type: ApplicationFiled: December 13, 2022Publication date: May 16, 2024Applicant: SKYECHIP SDN BHDInventors: YEONG TAT LIEW, YU YING ONG, SOON CHIEH LIM, WENG LI LEOW, CHEE HAK TEH
-
Patent number: 11829643Abstract: A memory controller system (and method of pre-scheduling memory transaction) for a storage device comprising a linked-list controller; a plurality of command buffers to store read commands or write commands, and an arbiter to issue command. Each command buffer containing variables set by the linked-list controller. The linked-list controller is configured to execute commands in sequence independent of logical command buffer sequence. The command buffer is configured to support read commands with maximum number of write commands. The linked-list controller is configured to merge multiple write commands that are going to the same address and snarfs read commands from write commands if both commands are going to the same address and the read commands that are snarfed are loaded into a separate command buffer. The variables contained in each of the command buffer indicates status and dependency of the command buffer to create a link forming a command sequence.Type: GrantFiled: December 27, 2021Date of Patent: November 28, 2023Assignee: SKYECHIP SDN BHDInventors: Chee Hak Teh, Yu Ying Ong, Weng Li Leow, Muhamad Aidil Bin Jazmi
-
Publication number: 20230129791Abstract: A memory controller system (and method of pre-scheduling memory transaction) for a storage device comprising a linked-list controller; a plurality of command buffers to store read commands or write commands, and an arbiter to issue command. Each command buffer containing variables set by the linked-list controller. The linked-list controller is configured to execute commands in sequence independent of logical command buffer sequence. The command buffer is configured to support read commands with maximum number of write commands. The linked-list controller is configured to merge multiple write commands that are going to the same address and snarfs read commands from write commands if both commands are going to the same address and the read commands that are snarfed are loaded into a separate command buffer. The variables contained in each of the command buffer indicates status and dependency of the command buffer to create a link forming a command sequence.Type: ApplicationFiled: December 27, 2021Publication date: April 27, 2023Applicant: SKYECHIP SDN BHDInventors: Chee Hak TEH, Yu Ying ONG, Weng Li LEOW, Muhamad Aidil Bin JAZMI
-
Patent number: 11609709Abstract: A memory controller system comprising a scheduling module, a data buffer module, a global order buffer module and a linked-list controlling module. The linked-list controlling module is configured to receive and process a first command comprising a write command or a read command. The linked-list controlling module constructs at least one linked-list head based on scheduling dependencies and determines whether the first command is dependency-hit by comparing the first command with the existing commands buffered in the global order buffer module. If the first command is dependency-hit, the linked-list controlling module is configured to trigger a write merging process or a read snarfing process.Type: GrantFiled: January 5, 2021Date of Patent: March 21, 2023Assignee: SKYECHIP SDN BHDInventors: Chee Hak Teh, Yu Ying Ong
-
Patent number: 11575383Abstract: A device and method of clock synchronization for external memory interface. The device, and method, generating a clock output from a phase lock loop block via a sub-module clocking component; multiplexing the clock output through a global clock into different clock domains; clocking the data and an address or a command path by each clock domain; clocking the phase compensation FIFO by clock domain and clock phase alignment clock; generating the pointer for the phase compensation FIFO from central pointer generator block; and synchronizing the pointer of the adjacent intellectual property module with a parent intellectual property module.Type: GrantFiled: February 6, 2021Date of Patent: February 7, 2023Assignee: SKYECHIP SDN BHDInventors: Chee Hak Teh, Yu Ying Ong, Wong Ging Yeon Mark, Tat Hin Tan, Soong Khim Chew
-
Patent number: 11509312Abstract: An apparatus and a method for synchronizing output clock signals across a plurality of phase-locked loops (PLLs). The apparatus coupled within each PLL comprises: a local counter configured to provide a count when receiving a reference clock signal; a comparator configured to compare the count from the local counter with a predetermined or preconfigured value; wherein a multiplexor connected to the local counter and counters of adjacent PLLs, configured to select the count from the local counter or a count from the counters of the adjacent PLLs; wherein the selected count from the multiplexor is incremented and directed to the local counter; wherein an output clock divider enable is asserted to the PLL to start an output clock divider to generate the output clock signal when the count from the local counter reaches the predetermined or preconfigured value.Type: GrantFiled: December 24, 2021Date of Patent: November 22, 2022Assignee: SKYECHIP SDN BHDInventors: Chee Hak Teh, Soon Chieh Lim, Ging Yeon Mark Wong, How Hwan Wong
-
Patent number: 11442878Abstract: A memory sequencer system for external memory protocols including a control center and a microcontroller; a control center network-on-chip having nodes connected point-to-point to synchronize and co-ordinate communication; whereby a command and address sequencer to generate command, control and address commands for specific memory protocols; and at least one data sequencer to generate pseudo-random or deterministic data patterns for each byte lane of a memory interface; wherein said command and address sequencer and said data sequencer are chained to form complex address and data sequences for memory interface training, calibrating and debugging; wherein said control center network-on-chip interconnecting the control center with said command and address sequencer and data sequencer to provide firmware controllability.Type: GrantFiled: February 6, 2021Date of Patent: September 13, 2022Assignee: SKYECHIP SDN BHDInventors: Chee Hak Teh, Soon Chieh Lim
-
Publication number: 20220253536Abstract: A memory controller for improving data integrity and providing data security. The memory controller including a transmit data path to transmit write data to a memory device, the transmit data path comprising a scrambling component, wherein the scrambling component includes a scrambling logic and an exclusive OR logic, wherein the write data is divided into a first portion and a second portion, wherein input of the scrambling logic comprises the first portion of the write data and an address associated with the write data to generate a pseudo-random output, and wherein input of the exclusive OR logic comprises the second portion of the write data, the pseudo-random output and a fixed seed corresponding to the first portion of the write data to generate a scrambled data.Type: ApplicationFiled: February 18, 2021Publication date: August 11, 2022Applicant: SKYECHIP SDN BHDInventors: YU YING ONG, MUHAMAD AIDIL BIN JAZMI, SOON CHIEH LIM, CHEE HAK TEH
-
Patent number: 11411394Abstract: A voltage clamping circuit for protecting an internal circuitry comprising an input means for receiving Vin; a p-channel clamping transistor (PCT) coupled to input means for clamping Vin to prevent Vin from falling below a p-channel biasing voltage VbiasP; an n-channel clamping transistor (NCT) coupled to input means for clamping Vin to prevent Vin from rising above an n-channel biasing voltage VbiasN; and a plurality of output means for providing a first output voltage from PCT and a second output voltage from NCT; a p-channel bias circuit including a first, a second and a third bias transistor with each transistor possessing a threshold voltage Vth for providing a p-channel bias voltage to turn on PCT; and an n-channel bias circuit including a fourth, a fifth and a sixth bias transistor with each transistor possessing the threshold voltage Vth for providing an n-channel bias voltage to turn on NCT.Type: GrantFiled: March 19, 2021Date of Patent: August 9, 2022Assignee: SKYECHIP SDN BHDInventor: Hoong Chin Ng
-
Publication number: 20220209528Abstract: A voltage clamping circuit for protecting an internal circuitry comprising an input means for receiving Vin; a p-channel clamping transistor (PCT) coupled to input means for clamping Vin to prevent Vin from falling below a p-channel biasing voltage VbiasP; an n-channel clamping transistor (NCT) coupled to input means for clamping Vin to prevent Vin from rising above an n-channel biasing voltage VbiasN; and a plurality of output means for providing a first output voltage from PCT and a second output voltage from NCT; a p-channel bias circuit including a first, a second and a third bias transistor with each transistor possessing a threshold voltage Vth for providing a p-channel bias voltage to turn on PCT; and an n-channel bias circuit including a fourth, a fifth and a sixth bias transistor with each transistor possessing the threshold voltage Vth for providing an n-channel bias voltage to turn on NCT.Type: ApplicationFiled: March 19, 2021Publication date: June 30, 2022Applicant: SKYECHIP SDN BHDInventor: Hoong Chin NG
-
Publication number: 20220208240Abstract: A generic physical layer providing a unified architecture for interfacing with an external memory device. The physical layer comprises a transmit data path for transmitting a parallel data to the external memory device and a receive data path for receiving a serial data from the external memory device. The generic physical layer is characterized by a receive enable logic for masking strobe of the serial data, wherein the transmit data path and the receive data path each comprising a FIFO circuit, a data rotator and an adjustable-delay logic for delay tuning and a per-bit-deskew for multi-lane support.Type: ApplicationFiled: February 6, 2021Publication date: June 30, 2022Applicant: SKYECHIP SDN BHDInventors: Soon Chieh LIM, Chee Hak TEH, Tat Hin TAN
-
Patent number: 11373694Abstract: A generic physical layer providing a unified architecture for interfacing with an external memory device. The physical layer comprises a transmit data path for transmitting a parallel data to the external memory device and a receive data path for receiving a serial data from the external memory device. The generic physical layer is characterized by a receive enable logic for masking strobe of the serial data, wherein the transmit data path and the receive data path each comprising a FIFO circuit, a data rotator and an adjustable-delay logic for delay tuning and a per-bit-deskew for multi-lane support.Type: GrantFiled: February 6, 2021Date of Patent: June 28, 2022Assignee: SKYECHIP SDN BHDInventors: Soon Chieh Lim, Chee Hak Teh, Tat Hin Tan
-
Publication number: 20220200610Abstract: A device and method of clock synchronization for external memory interface. The device, and method, generating a clock output from a phase lock loop block via a sub-module clocking component; multiplexing the clock output through a global clock into different clock domains; clocking the data and an address or a command path by each clock domain; clocking the phase compensation FIFO by clock domain and clock phase alignment clock; generating the pointer for the phase compensation FIFO from central pointer generator block; and synchronizing the pointer of the adjacent intellectual property module with a parent intellectual property module.Type: ApplicationFiled: February 6, 2021Publication date: June 23, 2022Applicant: SKYECHIP SDN BHDInventors: CHEE HAK TEH, YU YING ONG, Wong Ging Yeon MARK, Tat Hin TAN, Soong Khim CHEW
-
Patent number: 11349481Abstract: A I/O transmitter circuitry for supporting multi-modes serialization comprising a serializer, wherein said serializer comprising a multiple FIFO buffers, a multiple flip-flops including a first latch, a second latch, a third flop and a fourth flop, to hold data ready and stage the data for subsequent muxing, a 0-degree shifted clock and a 90-degree shifted clock and a multiplexer, wherein a read pointer reads one bit of data from each of the FIFO buffers, wherein the data is sampled into the respective flip-flops according to frequency of the 0-degree shifted clock and 90-degree shifted clock, wherein the data is outputted by the 0-degree shifted clock and 90-degree shifted clock via the multiplexer.Type: GrantFiled: March 15, 2021Date of Patent: May 31, 2022Assignee: SKYECHIP SDN BHDInventors: Selvakumar Sivarajah, Soon Chieh Lim, Chee Hak Teh, Tze Jian Chow
-
Patent number: 11349691Abstract: An apparatus and a method for handling non-continuous data transfer for a decision feedback equalizer in a memory subsystem. The apparatus includes a plurality of end-of-transfer detection flip-flops configured to sample a read data enable signal; a flag flip-flop; a first logic circuit configured to generate a load enable signal in response to the end-of-transfer detection flip-flops and the flag flip-flop; a second logic circuit configured to generate a load data in response to the end-of-transfer detection flip-flops, the flag flip-flop and the read data enable signal; a plurality of first-in-first-out buffers configured to receive the load enable signal and the load data, and unload the load data as an end-of-transfer indicator in line with data strobe; and a plurality of bypass flip-flops configured to generate a bypass signal in response to the end-of-transfer indicator.Type: GrantFiled: June 1, 2021Date of Patent: May 31, 2022Assignee: SKYECHIP SDN BHDInventors: Soon Chieh Lim, Hoong Chin Ng
-
Publication number: 20220164298Abstract: A memory sequencer system for external memory protocols including a control center and a microcontroller; a control center network-on-chip having nodes connected point-to-point to synchronize and co-ordinate communication; whereby a command and address sequencer to generate command, control and address commands for specific memory protocols; and at least one data sequencer to generate pseudo-random or deterministic data patterns for each byte lane of a memory interface; wherein said command and address sequencer and said data sequencer are chained to form complex address and data sequences for memory interface training, calibrating and debugging; wherein said control center network-on-chip interconnecting the control center with said command and address sequencer and data sequencer to provide firmware controllability.Type: ApplicationFiled: February 6, 2021Publication date: May 26, 2022Applicant: SKYECHIP SDN BHDInventors: CHEE HAK TEH, Soon Chieh LIM
-
Publication number: 20220100423Abstract: A memory controller system comprising a scheduling module; wherein a data buffer module; a global order buffer module; and a linked-list controlling module to receive and process a first command comprising a write command or a read command; wherein the linked-list controlling module constructs at least one linked-list head based on scheduling dependencies and determines whether the first command is dependency-hit by comparing the first command with the existing commands buffered in the global order buffer module; whereby in a case that the first command is dependency-hit, the linked-list controlling module is configured to trigger a write merging process or a read snarfing process.Type: ApplicationFiled: January 5, 2021Publication date: March 31, 2022Applicant: SKYECHIP SDN BHDInventors: CHEE HAK TEH, YU YING ONG