Patents Assigned to Smart Modular Technologies
-
Patent number: 8250295Abstract: A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.Type: GrantFiled: January 5, 2004Date of Patent: August 21, 2012Assignee: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Kelvin A. Marino, Satyadey Kolli
-
Patent number: 8156252Abstract: In various embodiments, options for data striping to FLASH memory are provided. In one embodiment, an apparatus is provided. The apparatus includes an SATA to ATA bridge, an ATA to USB bridge coupled to the SATA to ATA bridge, and a USB interface coupled to the ATA to USB bridge. The apparatus also includes a first FLASH memory controller coupled to the USB interface. The apparatus further includes a first FLASH memory module coupled to the first FLASH memory controller. The apparatus also includes a second FLASH memory controller coupled to the USB interface and a second FLASH memory module coupled to the second FLASH memory controller. A method for block striping data to or from a plurality of read or write channels.Type: GrantFiled: February 9, 2010Date of Patent: April 10, 2012Assignee: SMART Modular Technologies, Inc.Inventor: Ryan McDaniel
-
Publication number: 20120060009Abstract: A method for operating a dynamic back-up storage system includes: providing a high speed memory including a first rank memory device and subsequent ranks of memory devices; providing a non-volatile memory for saving data from the high speed memory; and providing a control logic unit for controlling access, of a central processing unit that executes a program, from the high speed memory including restoring the subsequent ranks of memory devices while the central processing unit is executing the program from the first rank memory device.Type: ApplicationFiled: September 8, 2010Publication date: March 8, 2012Applicant: SMART MODULAR TECHNOLOGIES, INC.Inventors: Kelvin Marino, Michael Rubino, Mike H. Amidi
-
Publication number: 20110296094Abstract: A method for flash memory management comprises providing a head pointer configured to define a first location in a flash memory, and a tail pointer configured to define a second location in a flash memory. The head pointer and tail pointer define a payload data area. Payload data is received from a host, and written to the flash memory in the order it was received. The head pointer and tail pointer are updated such that the payload data area moves in a circular manner within the flash memory.Type: ApplicationFiled: August 11, 2011Publication date: December 1, 2011Applicant: SMART MODULAR TECHNOLOGIES (AZ), INC.Inventors: Kevin L. Kilzer, Robert W. Ellis, Rudolph J. Sterbenz
-
Patent number: 8068378Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: GrantFiled: April 29, 2010Date of Patent: November 29, 2011Assignee: Smart Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Patent number: 8028123Abstract: A method for flash memory management comprises providing a head pointer configured to define a first location in a flash memory, and a tail pointer configured to define a second location in a flash memory. The head pointer and tail pointer define a payload data area. Payload data is received from a host, and written to the flash memory in the order it was received. The head pointer and tail pointer are updated such that the payload data area moves in a circular manner within the flash memory.Type: GrantFiled: April 15, 2008Date of Patent: September 27, 2011Assignee: SMART Modular Technologies (AZ) , Inc.Inventors: Kevin L. Kilzer, Robert W. Ellis, Rudolph J. Sterbenz
-
Patent number: 7956450Abstract: A multi-chip package is presented which includes a substrate, a lower semiconductor, an upper semiconductor chip, metal wires, an encapsulant, and mounting units. The substrate has electrode terminals on an upper surface and ball lands on a lower surface. The lower semiconductor chip is placed face-down on the substrate. The lower semiconductor chip has first bonding pads, first connectors and metal patterns. The upper semiconductor chip is placed face-down type on the back surface of the lower semiconductor chip. The upper semiconductor has second bonding pads and second connectors. The metal wires electrically the lower semiconductor chip to the substrate. The encapsulant seals the substrate, the lower semiconductor chip, the upper semiconductor chip and the metal wires. The mounting units are on the lower surface of the substrate.Type: GrantFiled: April 1, 2009Date of Patent: June 7, 2011Assignees: Smart Modular TechnologiesInventor: Bum Wook Park
-
Publication number: 20110125966Abstract: A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.Type: ApplicationFiled: October 11, 2010Publication date: May 26, 2011Applicant: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Kelvin A. Marino, Satyadev Kolli
-
Patent number: 7937641Abstract: A memory module having error detection and correction mechanisms. The memory module includes a plurality of memory devices arranged in an array and a buffer device connected to the memory devices. The buffer device includes a register module for synchronizing and buffering a plurality of input signals to the memory devices, an error detection module for detecting errors of the input signals, and a transmission memory for storing a copy of the input signals and transmitting the stored copy of the input signals as an output signal. A buffer device for a memory module. A method of operating a memory module. A memory including a plurality of registers arranged in a pipeline for storing a plurality of copies of the input signals and communicating the stored copies of the input signals as an output signal to an external device.Type: GrantFiled: December 21, 2006Date of Patent: May 3, 2011Assignee: SMART Modular Technologies, Inc.Inventor: Mike H. Amidi
-
Publication number: 20100238754Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: ApplicationFiled: April 29, 2010Publication date: September 23, 2010Applicant: SMART Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Publication number: 20100211765Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: ApplicationFiled: April 29, 2010Publication date: August 19, 2010Applicant: SMART Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Patent number: 7724604Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: GrantFiled: October 25, 2006Date of Patent: May 25, 2010Assignee: SMART Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Patent number: 7660911Abstract: In various embodiments, options for data striping to FLASH memory are provided. In one embodiment, an apparatus is provided. The apparatus includes an SATA to ATA bridge, an ATA to USB bridge coupled to the SATA to ATA bridge, and a USB interface coupled to the ATA to USB bridge. The apparatus also includes a first FLASH memory controller coupled to the USB interface. The apparatus further includes a first FLASH memory module coupled to the first FLASH memory controller. The apparatus also includes a second FLASH memory controller coupled to the USB interface and a second FLASH memory module coupled to the second FLASH memory controller. A method for block striping data to or from a plurality of read or write channels.Type: GrantFiled: January 25, 2007Date of Patent: February 9, 2010Assignee: SMART Modular Technologies, Inc.Inventor: Ryan Cartland McDaniel
-
Publication number: 20100020515Abstract: A method of manufacturing a stacked module is disclosed and in particular a micro solid state device (MSSD).Type: ApplicationFiled: July 2, 2009Publication date: January 28, 2010Applicant: Smart Modular Technologies, Inc.Inventors: Michael Rubino, Satyanarayan Shivkumar Iyer, Alessandro Fin, Mark E. Allen, Phillip Henry Kaminski
-
Patent number: 7623355Abstract: A system, method and apparatus is provided for extended universal serial bus connectivity. In one embodiment, the invention is an apparatus. The apparatus includes a printed circuit board having a plurality or traces. The plurality of traces includes a first set of traces defining a universal serial bus. The first set of traces is routed between a connector site and an interface circuitry site. The plurality of traces also includes a second set of traces. The second set of traces defines extended signals of the universal serial bus. The second set of traces is routed between the connector site and the interface circuitry site.Type: GrantFiled: March 7, 2005Date of Patent: November 24, 2009Assignee: SMART Modular Technologies, Inc.Inventors: Grady D. Lambert, Ryan C. McDaniel
-
Patent number: 7509545Abstract: A method and system for testing memory modules is disclosed. The system includes a memory module and a connector configured to receive the module. The memory module is configured to operate in two modes: In the first operation mode the module uses a frequency between a low frequency and a high frequency. In the second operation mode, the module uses a frequency lower than the lower frequency. A control circuit is coupled to the connector. The control circuit is configured to apply a control signal to the circuit module when the circuit module is received in the connector. When the circuit module is received in the connector, the control signal is applied. This applied control signal causes the module to operate in the second operation mode.Type: GrantFiled: June 29, 2006Date of Patent: March 24, 2009Assignee: Smart Modular Technologies, Inc.Inventors: Mike H. Amidi, Michael Rubino, Larry C. Alchesky
-
Publication number: 20080155378Abstract: A memory module having error detection and correction mechanisms is disclosed. The memory module includes a plurality of memory devices arranged in an array and a buffer device connected to the memory devices. The buffer device includes a register module for synchronizing and buffering a plurality of input signals to the memory devices, an error detection module for detecting errors of the input signals, and a transmission memory for storing a copy of the input signals and transmitting the stored copy of the input signals as an output signal.Type: ApplicationFiled: December 21, 2006Publication date: June 26, 2008Applicant: SMART Modular Technologies, Inc.Inventor: Hossein Amidi
-
Publication number: 20080147899Abstract: Portable USB memory modules or devices and methods for using such devices are disclosed herein. In one embodiment, a portable memory module can include a housing having a CompactFlash card form factor and one or more flash memory devices carried by the housing. The portable memory module can also include a USB controller carried by the housing and coupled to the one or more flash memory devices. The portable memory module can further include a connector including a first portion coupled to the controller and a second portion configured to mate with a host device. In several embodiments, the connector includes a plurality of pins to transfer signals to and from the memory module. The pins are configured to mate with a fifty pin socket on the host device.Type: ApplicationFiled: December 15, 2006Publication date: June 19, 2008Applicants: SMART Modular Technologies, Inc., Cisco Systems, Inc.Inventors: Grady D. Lambert, Joydeep Chowdhury, Carson R. Stuart, Ryan C. McDaniel
-
Publication number: 20080147931Abstract: In various embodiments, options for data striping to FLASH memory are provided. In one embodiment, an apparatus is provided. The apparatus includes an SATA to ATA bridge, an ATA to USB bridge coupled to the SATA to ATA bridge, and a USB interface coupled to the ATA to USB bridge. The apparatus also includes a first FLASH memory controller coupled to the USB interface. The apparatus further includes a first FLASH memory module coupled to the first FLASH memory controller. The apparatus also includes a second FLASH memory controller coupled to the USB interface and a second FLASH memory module coupled to the second FLASH memory controller.Type: ApplicationFiled: October 17, 2006Publication date: June 19, 2008Applicant: SMART Modular Technologies, Inc.Inventors: Ryan Cartland McDaniel, Thomas McCormick
-
Publication number: 20080123305Abstract: A dual-channel memory module for use in computing devices is disclosed. The memory module can include a substrate having a base portion, a first connector portion, and a second connector portion spaced apart and electrically insulated from the first connector portion. A first set of memory devices is disposed on the base portion and in electrical communication with the first connector portion, and a second set of memory devices is disposed on the base portion and in electrical communication with the second connector portion. The first and second sets of memory devices are independent of each other.Type: ApplicationFiled: November 28, 2006Publication date: May 29, 2008Applicant: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Satyadev Kolli