Patents Assigned to STMicroelectronics (Crolles 2)
-
Patent number: 11776995Abstract: A transistor is produced by forming a first part of a first region of the transistor in a semiconductor substrate by implanting dopants through an opening in an isolating trench formed at an upper surface of the semiconductor substrate. A second region of the transistor in the opening by epitaxy.Type: GrantFiled: May 2, 2022Date of Patent: October 3, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Alexis Gauthier, Pascal Chevalier, Gregory Avenier
-
Publication number: 20230309423Abstract: An electronic chip includes at least a first array of first elementary cells and a second array of second elementary cells. The first and second elementary cells form two types of phase change memory having a storage element formed by a volume of phase change material having either a crystalline state or an amorphous state depending on the bit stored. Each first elementary cell includes a volume of a first phase change material, and each second elementary cell includes a volume of a second phase change material that is different from the first material. Each elementary cell includes a heating connector configured for the passage of a heating current adapted to cause a phase change of the volume of phase change material of the elementary cell.Type: ApplicationFiled: May 22, 2023Publication date: September 28, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Remy BERTHELON, Franck ARNAUD
-
Publication number: 20230299009Abstract: An electronic device includes a first electronic chip, a second electronic chip, and an interconnection circuit. A first region of a first surface of the first electronic chip is assembled by hybrid bonding to a third region of a third surface of the interconnection circuit. A second region of a second surface of the second electronic chip is assembled by hybrid to a fourth region of the third surface of the interconnection circuit. In this configuration, the first electronic chip is electrically coupled to the second electronic chip through the interconnection circuit. The first surface of the first electronic chip further includes a fifth region which is not in contact with the interconnection circuit. This fifth region includes a connection pad electrically connected by a connection element to a connection substrate to which the interconnection circuit is mounted.Type: ApplicationFiled: March 13, 2023Publication date: September 21, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Fady ABOUZEID, Philippe ROCHE
-
Patent number: 11764242Abstract: The present disclosure relates to an image sensor including a plurality of pixels formed in and on a semiconductor substrate and arranged in a matrix with N rows and M columns, with N being an integer greater than or equal to 1 and M an integer greater than or equal to 2. A plurality of microlenses face the substrate, and each of the microlenses is associated with a respective pixel. The microlenses are arranged in a matrix in N rows and M columns, and the pitch of the microlens matrix is greater than the pitch of the pixel matrix in a direction of the rows of the pixel matrix.Type: GrantFiled: October 14, 2020Date of Patent: September 19, 2023Assignee: STMICROELECTRONICS (CROLLES 2) SASInventors: Lucie Dilhan, Jerome Vaillant
-
Publication number: 20230290786Abstract: A device includes an active semiconductor layer on top of and in contact with an insulating layer which overlies a semiconductor substrate. A transistor for the device includes a source region, a drain region, and a body region arranged in the active semiconductor layer. The body region of the transistor is electrically coupled to the semiconductor substrate using a conductive via that crosses through the insulating layer.Type: ApplicationFiled: March 7, 2023Publication date: September 14, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Sebastien CREMER, Frederic MONSIEUR, Alain FLEURY, Sebastien HAENDLER
-
Publication number: 20230290801Abstract: A back side illuminated image sensor includes a pixel formed by three doped photosensitive regions that are superposed vertically in a semiconductor substrate. Each photosensitive region is laterally framed by a respective vertical annular gate. The vertical annular gates are biased by a control circuit during an integration phase so as to generate an electrostatic potential comprising potential wells in the central portion of the volume of each doped photosensitive region and a potential barrier at each interface between two neighboring doped photosensitive regions.Type: ApplicationFiled: May 17, 2023Publication date: September 14, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Francois ROY
-
Publication number: 20230290570Abstract: A device includes a first layer, having a copper track located therein. The first layer is covered with a second layer including a cavity. The cavity exposes at least a portion of the track. The portion is covered with a third layer of titanium nitride doped with silicon.Type: ApplicationFiled: February 28, 2023Publication date: September 14, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Marios BARLAS, Yannick LE FRIEC, Xavier FEDERSPIEL
-
Publication number: 20230290813Abstract: A device includes at least one capacitor. The capacitor includes an assembly of two metal pads and at least two metal plates, each plate extending at least from one pad to the other, a first insulating layer conformally covering said assembly, a second conductive layer conformally covering the first layer.Type: ApplicationFiled: March 3, 2023Publication date: September 14, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Marios BARLAS
-
Patent number: 11754758Abstract: Methods of manufacture of an optical diffuser. In one embodiment, an optical diffuser is formed by providing a wafer including a silicon slice of which an upper face is covered with a first layer made of a first material itself covered with a second layer made of a second selectively etchable material with respect to the first material. The method further includes forming openings in the second layer extending up to the first layer and filling the openings in the second layer with a third material. The method yet further includes bonding a glass substrate to the wafer on the side of its upper face and removing the silicon slice.Type: GrantFiled: September 22, 2021Date of Patent: September 12, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Vincent Farys, Alain Inard, Olivier Noblanc
-
Patent number: 11757054Abstract: An integrated optical sensor is formed by a pinned photodiode. A semiconductor substrate includes a first semiconductor region having a first type of conductivity located between a second semiconductor region having a second type of conductivity opposite to the first type one and a third semiconductor region having the second type of conductivity. The third semiconductor region is thicker, less doped and located deeper in the substrate than the second semiconductor region. The third semiconductor region includes both silicon and germanium. In one implementation, the germanium within the third semiconductor region has at least one concentration gradient. In another implementation, the germanium concentration within the third semiconductor region is substantially constant.Type: GrantFiled: May 19, 2021Date of Patent: September 12, 2023Assignee: STMicroelectronics (Crolles 2) SASInventor: Didier Dutartre
-
Patent number: 11736826Abstract: A pixel includes: a detection node; a first normally on transistor connected between the detection node and a rail for applying a first potential; and a second transistor whose gate is connected to the detection node. An image sensor includes a plurality of the pixels and a control circuit configured to apply, during for a phase of initializing the detection node, the first potential to the gate of the first transistor.Type: GrantFiled: June 25, 2020Date of Patent: August 22, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Francois Roy, Thomas Dalleau
-
Patent number: 11730433Abstract: An X-ray detector includes a first circuit with an NPN-type bipolar transistor and a second circuit configured to compare a voltage at a terminal of the NPN-type bipolar transistor with a reference value substantially equal to a value of the terminal voltage which would occur when the first circuit has been exposed to a threshold quantity of X-rays.Type: GrantFiled: November 18, 2021Date of Patent: August 22, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Gilles Gasiot, Severin Trochut, Olivier Le Neel, Victor Malherbe
-
Publication number: 20230263082Abstract: An integrated circuit includes a substrate with an active area, a first insulating layer, a second insulating layer, and a phase-change material. The integrated circuit further includes a heating element in an L-shape, with a long side in direct physical contact with the phase-change material and a short side in direct physical contact with a via. The heating element is surrounded by first, second, and third insulating spacers, with the first insulating spacer having a planar first sidewall in contact with the long side of the heating element, a convex second sidewall, and a planar bottom face in contact with the short side of the heating element. The second and third insulating spacers are in direct contact with the first insulating spacer and the long side of the heating element.Type: ApplicationFiled: April 3, 2023Publication date: August 17, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Rousset) SASInventors: Franck ARNAUD, David GALPIN, Stephane ZOLL, Olivier HINSINGER, Laurent FAVENNEC, Jean-Pierre ODDOU, Lucile BROUSSOUS, Philippe BOIVIN, Olivier WEBER, Philippe BRUN, Pierre MORIN
-
Publication number: 20230260574Abstract: Memory devices such as phase change memory (PCM) devices utilizing Ovonic Threshold Switching (OTS) selectors may be used to fill the gap between dynamic random-access memory (DRAM) and mass storage and may be incorporated in high-end microcontrollers. Since the programming efficiency and reading phase efficiency of such devices is directly linked to the leakage current of the OTS selector as well as sneak-path management, a sense amplifier disclosed herein generates an auto-reference that takes into account the leakage currents of unselected cells and includes a regulation loop to compensate for voltage drop due to read current sensing. This auto-referenced sense amplifier, built utilizing the principle of charge-sharing, may be designed on a 28 nm fully depleted silicon-on-insulator (FDSOI) technology, provides robust performance for a wide range of sneak-path currents and consequently for a large range of memory array sizes, and is therefore suitable for use in embedded memory in high-end microcontroller.Type: ApplicationFiled: February 16, 2022Publication date: August 17, 2023Applicants: Universite D'Aix Marseille, Centre National De La Recherche Scientifique, STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Rousset) SASInventors: Jean-Michel PORTAL, Vincenzo DELLA MARCA, Jean-Pierre WALDER, Julien GASQUEZ, Philippe BOIVIN
-
Patent number: 11723220Abstract: A method for manufacturing an electronic chip includes providing a semiconductor layer located on an insulator covering a semiconductor substrate. First and second portions of the semiconductor layer are oxidized up to the insulator. Stresses are generated in third portions of the semiconductor layer, and each of the third portions extend between two portions of the semiconductor layer that are oxidized. Cavities are formed which extend at least to the substrate through the second portions and the insulator. Bipolar transistors are formed in at least part of the cavities and first field effect transistors are formed in and on the third portions. Phase change memory points are coupled to the bipolar transistors.Type: GrantFiled: April 29, 2021Date of Patent: August 8, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Remy Berthelon, Olivier Weber
-
Publication number: 20230247919Abstract: A method for manufacturing an interconnection structure for an integrated circuit is provided. The integrated circuit includes a first insulating layer, a second insulating layer, and a third insulating layer. Electrical contacts pass through the first insulating layer, and a component having an electrical contact region is located in the second insulating layer. The method includes etching a first opening in the third layer, vertically aligned with the contact region. A fourth insulating layer is deposited to fill in the opening, and a second opening is etched to the contact region by passing through the opening in the third insulating layer. A metal level is formed by filling in the second opening with a metal.Type: ApplicationFiled: April 5, 2023Publication date: August 3, 2023Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, STMicroelectronics (Crolles 2) SASInventors: Jean-Philippe REYNARD, Sylvie DEL MEDICO, Philippe Brun
-
Patent number: 11710776Abstract: A bipolar transistor includes a stack of an emitter, a base, and a collector. The base is structured to have a comb shape including fingers oriented in a plane orthogonal to a stacking direction of the stack.Type: GrantFiled: August 13, 2021Date of Patent: July 25, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Alexis Gauthier, Edoardo Brezza, Pascal Chevalier
-
Patent number: 11709315Abstract: A three-dimensional photonic integrated structure includes a first semiconductor substrate and a second semiconductor substrate. The first substrate incorporates a first waveguide and the second semiconductor substrate incorporates a second waveguide. An intermediate region located between the two substrates is formed by a one dielectric layer. The second substrate further includes an optical coupler configured for receiving a light signal. The first substrate and dielectric layer form a reflective element located below and opposite the grating coupler in order to reflect at least one part of the light signal.Type: GrantFiled: December 2, 2021Date of Patent: July 25, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Frederic Boeuf, Charles Baudot
-
Publication number: 20230223332Abstract: First and second wells are formed in a semiconductor substrate. First and second trenches in the first second wells, respectively, each extend vertically and include a central conductor insulated by a first insulating layer. A second insulating layer is formed on a top surface of the semiconductor substrate. The second insulating layer is selectively thinned over the second trench. A polysilicon layer is deposited on the second insulating layer and then lithographically patterned to form: a first polysilicon portion over the first well that is electrically connected to the central conductor of the first trench to form a first capacitor plate, a second capacitor plate formed by the first well; and a second polysilicon portion over the second well forming a floating gate electrode of a floating gate transistor of a memory cell having an access transistor whose control gate is formed by the central conductor of the second trench.Type: ApplicationFiled: March 8, 2023Publication date: July 13, 2023Applicants: STMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SASInventors: Abderrezak MARZAKI, Arnaud REGNIER, Stephan NIEL
-
Publication number: 20230223358Abstract: Integrated circuits are supported by a semiconductor substrate wafer. Each integrated circuit includes an electrically active area. A thermally conductive protective structure is formed around the active areas of the various integrated circuits along scribe paths. The protective structure is located between the electrically active areas of the integrated circuits and a laser ablation area of the scribe paths. Separation of the integrated circuits is performed by scribing the semiconductor substrate wafer along the scribe paths. The process for scribing includes performing a laser ablation in the laser ablation area and then performing one of an etching or a physical scribing.Type: ApplicationFiled: January 6, 2023Publication date: July 13, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Rousset) SASInventors: Carlos Augusto SUAREZ SEGOVIA, David PARKER, Chantal TROUILLER, Alexandre MALHERBE, Stephan NIEL