Patents Assigned to STMicroelectronics
  • Patent number: 11463720
    Abstract: A method, includes: storing at least one set of data in a memory space, wherein the at least one set of data stored has a memory footprint in the memory space; and coupling, to the at least one set of data, a respective counter indicative of the at least one set of data, wherein the respective counter is embedded in the at least one set of data without increasing the memory footprint in the memory space.
    Type: Grant
    Filed: September 26, 2018
    Date of Patent: October 4, 2022
    Assignee: STMicroelectronics S.r.l.
    Inventors: Nicola Marinelli, Riccardo Gemelli
  • Patent number: 11463052
    Abstract: In an embodiment, a method for shaping a PWM signal includes: receiving an input PWM signal; generating an output PWM signal based on the input PWM signal by: when the input PWM signal transitions with a first edge of the input PWM signal, transitioning the output PWM signal with a first edge of the output PWM signal; and when the input PWM signal transitions with a second edge before the first edge of the output PWM signal transitions, delaying a second edge of the output PWM signal based on the first edge of the output PWM signal.
    Type: Grant
    Filed: November 30, 2020
    Date of Patent: October 4, 2022
    Assignees: STMicroelectronics S.r.l., STMicroelectronics (Shenzhen) R&D Co. Ltd.
    Inventors: Hong Wu Lin, Giovanni Gonano, Edoardo Botti
  • Patent number: 11462465
    Abstract: Leadframes for semiconductor devices are manufactured by providing a laminar substrate of laser direct structuring material, the laminar substrate comprising first and second opposed surfaces, applying laser beam processing to the substrate to provide a first pattern of electrically-conductive formations at the first surface, a second pattern of electrically-conductive formations at the second surface and electrically-conductive vias through the substrate between the first surface and the second surface. Electrically-conductive material is formed, for instance via electrolytic or electroless growth of electrically-conductive material such a copper onto the first and second pattern of electrically-conductive formations as well as onto the electrically-conductive vias provided by applying laser beam processing to the substrate.
    Type: Grant
    Filed: April 1, 2020
    Date of Patent: October 4, 2022
    Assignee: STMicroelectronics S.r.l.
    Inventor: Pierangelo Magni
  • Publication number: 20220310192
    Abstract: A method for detecting a reading error of a datum in memory. A binary word which is representative of the datum and an error correcting or detecting code is read by: reading a first part of the binary word stored at a first address in a first memory circuit; and reading a second part of the binary word stored at a second address in a second memory circuit. The first and second parts read from the first and second memory circuits, respectively, are concatenated to form a read binary word. The datum is then obtained by removing the error correcting or detecting code from the read binary word. A new error correcting or detecting code is calculated from the obtained datum and compared to the removed error correcting or detecting code to detect error in the obtained datum.
    Type: Application
    Filed: June 13, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics (Rousset) SAS
    Inventors: Fabrice ROMAIN, Mathieu LISART
  • Publication number: 20220310869
    Abstract: An optoelectronic device includes an emitter of light rays and a receiver of light rays. The emitter is encapsulated in a transparent block. An opaque conductive layer is applied to a top surface and a side surface of the transparent block. The receiver is mounted to the opaque conductive layer at the top surface. An electrical connection is made between the receiver and the opaque conductive layer. A conductive strip is also mounted to the side surface of the transparent block and isolated from the opaque conductive layer. A further electrical connection is made between the receiver and the conductive strip.
    Type: Application
    Filed: June 13, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics (Grenoble 2) SAS
    Inventors: Romain COFFY, Remi BRECHIGNAC, Jean-Michel RIVIERE
  • Publication number: 20220310867
    Abstract: A photodiode is formed in a semiconductor substrate of a first conductivity type. The photodiode includes a first region having a substantially hemispherical shape and a substantially hemispherical core of a second conductivity type, different from the first conductivity type, within the first region. An epitaxial layer covers the semiconductor substrate and buries the first region and core.
    Type: Application
    Filed: March 23, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics (Crolles 2) SAS
    Inventors: Antonin ZIMMER, Dominique GOLANSKI, Raul Andres BIANCHI
  • Publication number: 20220311341
    Abstract: A control circuit for controlling a switching stage of an electronic converter includes a first terminal configured to provide a drive signal and a second terminal configured to receive a first feedback signal. A third terminal receives a second feedback signal and a driver circuit provides the drive signal as a function of a PWM signal. A PWM signal generator circuit generates the PWM signal as a function of the first feedback signal, a reference threshold and the second feedback signal or a slope compensation signal. The control circuit is configured to sense an input signal, provide a first compensation parameter, and provide a first compensating signal as a function of a power of the input sensing signal.
    Type: Application
    Filed: March 18, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics S.r.l.
    Inventors: Francesco FERRAZZA, Mirko GRAVATI, Christian Leone SANTORO
  • Publication number: 20220308545
    Abstract: A set of configuration memory locations store configuration data for a microcontroller unit. A hardware monitoring module is coupled by an interconnection bus to the configuration memory locations. The hardware monitoring module reads from an instruction memory a command including an address of a target memory location in the set of configuration memory locations. Data is read from the target memory location corresponding to the address read and a checksum value is computed as a function of the data that is read from the target memory location. The computed checksum value is then compared to a respective expected checksum value stored in a checksum storage unit. An alarm signal is triggered in response to a mismatch detected between the computed checksum value and the respective expected checksum value.
    Type: Application
    Filed: March 25, 2022
    Publication date: September 29, 2022
    Applicants: STMicroelectronics S.r.l., STMicroelectronics Application GmbH
    Inventors: Rosario MARTORANA, Mose' Alessandro PERNICE, Roberto COLOMBO
  • Publication number: 20220311329
    Abstract: A method of operating an electronic converter is provided in which a switching activity of a switching stage of the electronic converter is active or inactive based on a control signal, and the method includes operating the electronic converter, alternatively, in a first or a second mode. In the first mode, the status signal is initially asserted and is de-asserted in response to an amplitude of the input sensing signal failing to reach a first reference threshold value. In the second mode, the status signal is initially de-asserted and an auxiliary power supply signal is periodically varied with a variation period. After a time interval equal to the variation period, a comparison signal is asserted in response to an amplitude of the sensed signal reaching a second reference threshold value. The status signal is asserted based on conditions of the comparison signal and the periodically varying auxiliary power supply signal.
    Type: Application
    Filed: March 15, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics S.r.l.
    Inventors: Christian Leone SANTORO, Domenico TRIPODI
  • Publication number: 20220308190
    Abstract: An indirect time-of-flight (iTOF) includes a pixel with a photoconversion area, a readout circuit and at least two circuit sets. Each circuit set includes: a capacitive element connected to a first node of the circuit set; a controllable charge transfer device connected between a first electrode of the photoconversion area and the first node; and a first transistor having a gate connected to the first node, a source connected to the readout circuit and a drain configured to receive a bias potential. The capacitive element is configured to store a voltage in response to charges generated by the photoconversion area.
    Type: Application
    Filed: March 25, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics (Crolles 2) SAS
    Inventors: Matteo Maria VIGNETTI, Pierre MALINGE
  • Publication number: 20220308645
    Abstract: A processing system includes a reset circuit, a memory storing configuration data, and a hardware configuration circuit transmitting the configuration data to configuration data clients. The system executes a reset phase, configuration phase, and software runtime phase. First and second reset terminals are associated with first and second circuitries which are respectively associated with configuration data clients. The configuration data includes first and second mode configuration data for the first and second terminals. During the reset and configuration phase, the first circuitry activates a strong pull-down, and the second circuitry activates a weak pull-down.
    Type: Application
    Filed: March 23, 2022
    Publication date: September 29, 2022
    Applicants: STMicroelectronics Application GmbH, STMicroelectronics S.r.l.
    Inventors: Roberto COLOMBO, Nicolas Bernard GROSSIER
  • Publication number: 20220311321
    Abstract: A configurable voltage regulating circuit includes first through fourth switches. A flying capacitor is coupled between a common mode node and a pump node, and a sense resistance network is coupled between an output node and an input of an error amplifier and configured to provide a sensed output voltage. The error amplifier receives at another input a reference voltage and generates an error signal. A charging circuit supplies a charging current to the pump node, and controls the value of the charging current as a function of the error signal. A switch command signals generator generates respective first, second, third, and fourth switch signals to control the first switch, second switch, third switch, and fourth switch. The generator sets the configurable voltage regulating circuit as either a charge pump or a linear regulator based the input voltage being less than a first threshold or greater than a second threshold.
    Type: Application
    Filed: March 18, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics S.r.l.
    Inventors: Matteo VENTURELLI, Nicola DE CAMPO
  • Publication number: 20220308003
    Abstract: A sensor is driven at a first heating power value. The sensor generates a sensing signal that is indicative of a sensed entity. A possible onset of a sensor contamination condition is detected as a function of the sensing signal generated by the sensor. If such detecting fails to indicate onset of a sensor contamination condition, the sensor continues to be driven at the first heating power value. However, if such detecting indicates onset of a sensor contamination condition, a protection mode is activated. In the protection mode, the sensor is driven at a second heating power value for a protection interval, where the second heating power value is lower than the first heating power value. Furthermore, the operation may refrain from supplying power to the sensor for a further protection interval, wherein the further protection interval is longer than the protection interval.
    Type: Application
    Filed: June 14, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics S.r.l.
    Inventors: Fabio PASSANITI, Enrico Rosario ALESSI
  • Publication number: 20220311439
    Abstract: A transmission gate circuit for use, for example, as a switching element of an analog multiplexer, includes an input configured to receive an input signal, an output and a control input configured to receive a switch control signal. A transmission gate switch is coupled between the input and the output. A level shifting circuit generates a level shifted switch control signal from the switch control signal, and applies that level shifted switch control signal to a control terminal of the transmission gate switch. The control terminal of the transmission gate switch can instead receive the switch control signal in situations where a voltage of the input signal is suitably high to support linear operation of the transmission gate switch.
    Type: Application
    Filed: March 23, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics International N.V.
    Inventors: Ramji GUPTA, Anand KUMAR
  • Publication number: 20220308615
    Abstract: A cell includes a first pair and a second pair of MOS transistors. Each of the first pair and second pair of MOS transistors have drain electrodes coupled to a respective common input node. Each of the first pair and second pair of MOS transistors includes a diode-connected MOS transistor and a latched MOS transistor. The latched MOS transistors of the first pair and second pair of MOS transistors have cross-coupled gate and drain electrodes. Source electrodes of the diode connected MOS transistors from the first pair and second pair of MOS transistors are coupled to a first current output common node to output a current to a first current collecting circuit. Source source electrodes of the latched MOS transistors of the first pair and second pair of MOS transistors are coupled to a second current output common node to output a current to a second current collecting circuit.
    Type: Application
    Filed: March 23, 2022
    Publication date: September 29, 2022
    Applicant: STMicroelectronics S.r.l.
    Inventors: Barbaro MARANO, Mario CHIRICOSTA
  • Patent number: 11454669
    Abstract: An integrated circuit die has a peripheral edge and a seal ring extending along the peripheral edge and surrounding a functional integrated circuit area. A test logic circuit located within the functional integrated circuit area generates a serial input data signal for application to a first end of a sensing conductive wire line extending around the seal ring between the seal ring and the peripheral edge of the integrated circuit die. Propagation of the serial input data signal along the sensing conductive wire line produces a serial output data signal at a second end of the sensing conductive wire line. The test logic circuit compares data patterns of the serial input data signal and serial output data signal to detect damage at the peripheral edge of the integrated circuit die.
    Type: Grant
    Filed: November 11, 2019
    Date of Patent: September 27, 2022
    Assignees: STMicroelectronics International N.V., STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Grenoble 2) SAS
    Inventors: Manoj Kumar, Lionel Courau, Geeta, Olivier Le-Briz
  • Patent number: 11454554
    Abstract: Two sets of the DC voltages are determined from among sets of DC voltages. At a first temperature, a first voltage of one of the two sets and a first voltage of the other one of the two sets surround a detection voltage that varies substantially proportionally to temperature. The detection voltage is compared with a second voltage of one of the two sets.
    Type: Grant
    Filed: September 19, 2019
    Date of Patent: September 27, 2022
    Assignee: STMicroelectronics (Rousset) SAS
    Inventor: Bruno Gailhard
  • Patent number: 11456661
    Abstract: The process for starting a power supply circuit which includes a switched-mode power supply is performed using: a first phase during which, if an output voltage of the switched-mode power supply is lower than a first voltage, the switched-mode power supply operates in pulse width modulation mode to increase its output voltage up to said first voltage; and when the output voltage has reached the first voltage, a second phase during which the switched-mode power supply operates in a bypass mode.
    Type: Grant
    Filed: July 16, 2020
    Date of Patent: September 27, 2022
    Assignee: STMicroelectronics (Rousset) SAS
    Inventors: Sebastien Ortet, Cedric Thomas
  • Publication number: 20220302890
    Abstract: An electronic amplification-interface circuit includes a differential-current reading circuit having a first input terminal and a second input terminal. The differential-current reading circuit includes a continuous-time sigma-delta conversion circuit formed by an integrator-and-adder module generating an output signal that is coupled to an input of a multilevel-quantizer circuit configured to output a multilevel quantized signal. The integrator-and-adder module includes a differential current-integrator circuit configured to output a voltage proportional to an integral of a difference between currents received at the first and second input terminals. A digital-to-analog converter, driven by a respective reference current, receives and converts the multilevel quantized signal into a differential analog feedback signal. The integrator-and-adder module adds the differential analog feedback signal to the differential signal formed at the first and second input terminals.
    Type: Application
    Filed: March 4, 2022
    Publication date: September 22, 2022
    Applicant: STMicroelectronics S.r.l.
    Inventors: Calogero Marco IPPOLITO, Michele VAIANA
  • Publication number: 20220301976
    Abstract: Electronic device comprising an electronic chip, a support substrate and a protection cover, the substrate and the cover being assembled so as to form a cavity housing the chip, at least one port equipped with a unidirectional valve being provided in the substrate or the cover, and making it possible to evacuate gas from the inside of the cavity to the outside of the cavity.
    Type: Application
    Filed: March 18, 2022
    Publication date: September 22, 2022
    Applicant: STMicroelectronics (Grenoble 2) SAS
    Inventor: David AUCHERE