Patents Assigned to Tru-Si Technologies, Inc.
-
Patent number: 7521360Abstract: A through hole (114) is formed in a wafer (104) comprising a semiconductor substrate (110). A seed layer (610) is sputtered on the bottom surface of the wafer. The seed is not deposited over the through hole's sidewalls adjacent the top surface of the wafer. A conductor (810) is electroplated into the through hole. In another embodiment, a seed is deposited into an opening in a wafer through a dry film resist mask (1110). The dry film resist overhangs the edges of the opening, so the seed is not deposited over the opening's sidewalls adjacent the top surface of the wafer. In another embodiment, a dielectric (120) is formed in an opening in a semiconductor substrate (110) by a non-conformal physical vapor deposition (PVD) process that deposits the dielectric on the sidewalls but not the bottom of the opening. A seed (610) is formed on the bottom by electroless plating. A conductor (810) is electroplated on the seed.Type: GrantFiled: October 10, 2006Date of Patent: April 21, 2009Assignee: Tru-Si Technologies, Inc.Inventors: Patrick A. Halahan, Sam Kao, Bosco Lan, Sergey Savastiouk, Oleg Siniaguine
-
Patent number: 7510928Abstract: A portion of a conductive layer (310, 910) provides a capacitor electrode (310.0, 910.0). Dielectric trenches (410, 414, 510) are formed in the conductive layer to insulate the capacitor electrode from those portions of the conductive layer which are used for conductive paths passing through the electrode but insulated from the electrode. Capacitor dielectric (320) can be formed by anodizing tantalum while a nickel layer (314) protects an underlying copper (310) from the anodizing solution. This protection allows the tantalum layer to be made thin to obtain large capacitance. Chemical mechanical polishing of a layer (610) is made faster, and hence possibly less expensive, by first patterning the layer photolithographically to form, and/or increase in height, upward protrusions of this layer.Type: GrantFiled: May 5, 2006Date of Patent: March 31, 2009Assignee: Tru-Si Technologies, Inc.Inventors: Sergey Savastiouk, Valentin Kosenko, James J. Roman
-
Patent number: 7241641Abstract: Vias (210, 210B) are formed in a surface of a substrate. At least portions of contact pads (139, 350) are located in the vias. Contact pads (150, 340) of an integrated circuit structure are inserted into the vias and attached to the contact pads (139, 350) of the substrate. The vias provide a strong, reliable mechanical and electrical connection. A via may expose not only a contact pad (350) in the substrate but also a surrounding region. Solder (930) wets the contact pad better than the surrounding region, resulting in a stronger solder joint and better electrical conductivity. Alternatively, the contact may include multiple conductive layers (910.1, 910.2), with the top layer (910.2) being more solder wettable than the bottom layer (910.1) and the top layer covering only a portion of the bottom layer.Type: GrantFiled: October 19, 2005Date of Patent: July 10, 2007Assignee: Tru-Si Technologies, Inc.Inventors: Sergey Savastiouk, Sam Kao
-
Patent number: 7241675Abstract: Vias (210, 210B) are formed in a surface of a substrate. At least portions of contact pads (139, 350) are located in the vias. Contact pads (150, 340) of an integrated circuit structure are inserted into the vias and attached to the contact pads (139, 350) of the substrate. The vias provide a strong, reliable mechanical and electrical connection. A via may expose not only a contact pad (350) in the substrate but also a surrounding region. Solder (930) wets the contact pad better than the surrounding region, resulting in a stronger solder joint and better electrical conductivity. Alternatively, the contact may include multiple conductive layers (910.1, 910.2), with the top layer (910.2) being more solder wettable than the bottom layer (910.1) and the top layer covering only a portion of the bottom layer.Type: GrantFiled: March 10, 2004Date of Patent: July 10, 2007Assignee: Tru-Si Technologies, Inc.Inventors: Sergey Savastiouk, Sam Kao
-
Patent number: 7186586Abstract: A packaging substrate (310) includes a semiconductor interposer (120) and at least one other intermediate substrate (110), e.g. a BT substrate. The semiconductor interposer has first contact pads (136C) attachable to dies (124) above the interposer, and second contact pads (340) attachable to circuitry below the interposer. Through vias (330) are made in the semiconductor substrate (140) of the interposer (120). Conductive paths going through the through vias connect the first contact pads (136C) to the second contact pads (340). The second contact pads (340) protrude on the bottom surface of the interposer. These protruding contact pads (340) are inserted into vias (920) formed in the top surface of the BT substrate. The vias provide a strong mechanical connection and facilitate the interposer handling, especially if the interposer is thin. In some embodiments, an interposer or a die (124.1) has vias in the top surface. Protruding contact pads (340.1, 340.2) of another die (124.1, 124.Type: GrantFiled: October 19, 2005Date of Patent: March 6, 2007Assignee: Tru-Si Technologies, Inc.Inventors: Sergey Savastiouk, Patrick B. Halahan, Sam Kao
-
Patent number: 7179397Abstract: To move an article in and out of plasma during plasma processing, the article is rotated by a first drive around a first axis, and the first drive is itself rotated by a second drive. As a result, the article enters the plasma at different angles for different positions of the first axis. The plasma cross-section at the level at which the plasma contacts the article is asymmetric so that those points on the article that move at a greater linear velocity (due to being farther from the first axis) move longer distances through the plasma. As a result, the plasma processing time becomes more uniform for different points on the article surface. In some embodiments, two shuttles are provided for loading and unloading the plasma processing system. One of the shuttles stands empty waiting to unload the processed articles from the system, while the other shuttle holds unprocessed articles waiting to load them into the system.Type: GrantFiled: April 15, 2003Date of Patent: February 20, 2007Assignee: Tru-Si Technologies, Inc.Inventor: Oleg Siniaguine
-
Patent number: 7173327Abstract: A clock distribution network (110) is formed on a semiconductor interposer (320) which is a semiconductor integrated circuit. An input terminal (120) of the clock distribution network is formed on one side of the interposer, and output terminals (130) of the clock distribution network are formed on the opposite side of the interposer. The interposer has a through hole (360), and the clock distribution network includes a conductive feature going through the through hole. The side of the interposer which has the output terminals (130) is bonded to a second integrated circuit (310) containing circuitry clocked by the clock distribution network. The other side of the interposer is bonded to a third integrated circuit or a wiring substrate (330). The interposer contains a ground structure, or ground structures (390, 510), that shield circuitry from the clock distribution network. Conductive lines (150) in an integrated circuit are formed in trenches (610) in a semiconductor substrate.Type: GrantFiled: May 18, 2005Date of Patent: February 6, 2007Assignee: Tru-Si Technologies, Inc.Inventor: Oleg Siniaguine
-
Patent number: 7144056Abstract: An end-effector includes multiple vortex chucks for supporting a wafer. Vortex chucks are located along the periphery of the end-effector to help prevent a flexible wafer from curling. The end-effector has limiters to restrict the lateral movement of a supported wafer. In one example, the end-effector has a detector for detecting the presence of a wafer. The detector is mounted at a shallow angle to allow the end-effector to be positioned close to a wafer to be picked-up, thereby allowing detection of deformed wafers contained in a wafer cassette. The shallow angle of the detector also minimizes the thickness of the end-effector. Also disclosed is a wafer station with features similar to that of the end-effector.Type: GrantFiled: March 25, 2003Date of Patent: December 5, 2006Assignee: Tru-Si Technologies, Inc.Inventors: Sean A. Casarotti, Alexander J. Berger, Frank E. Kretz
-
Patent number: 7104579Abstract: An end effector has one or more vortex chucks to support a wafer, and at least two detectors for detecting different portions of the wafer before the wafer is picked up. If one of the detectors detects a wafer and the other one does not, an alarm is generated to alert an operator that the wafer is possibly cross slotted in the wafer cassette. Each detector includes a light emitter and a light receiver. The light emitter emits a light beam at an angle to a surface defined by an ideally flat wafer when the wafer is supported by the end effector (the actual wafers do not have to be flat). The angle is not more than 45°, and is between 6° and 12° in some embodiments. Other features and embodiments are also provided.Type: GrantFiled: January 12, 2004Date of Patent: September 12, 2006Assignee: Tru-Si Technologies Inc.Inventors: Sean A. Casarotti, Alexander J. Berger, Frank E. Kretz
-
Patent number: 7060601Abstract: A packaging substrate (310) includes a semiconductor interposer (120) and at least one other intermediate substrate (110), e.g. a BT substrate. The semiconductor interposer has first contact pads (136C) attachable to dies (124) above the interposer, and second contact pads (340) attachable to circuitry below the interposer. Through vias (330) are made in the semiconductor substrate (140) of the interposer (120). Conductive paths going through the through vias connect the first contact pads (136C) to the second contact pads (340). The dies (124) are attached to the interposer after the attachment of the interposer to the BT substrate. In sequential soldering operations, the solder hierarchy is maintained by dissolving some material (e.g. copper) in the solder during soldering to raise the solder's melting temperature.Type: GrantFiled: December 17, 2003Date of Patent: June 13, 2006Assignee: Tru-Si Technologies, Inc.Inventors: Sergey Savastiouk, Patrick B. Halahan, Sam Kao
-
Patent number: 7052229Abstract: A wafer or some other article is aligned while being held by an end-effector.Type: GrantFiled: June 9, 2004Date of Patent: May 30, 2006Assignee: Tru-Si Technologies Inc.Inventors: Alexander J. Berger, Frank E. Kretz
-
Patent number: 7049170Abstract: A packaging substrate (310) includes a semiconductor interposer (120) and at least one other intermediate substrate (110), e.g. a BT substrate. The semiconductor interposer has first contact pads (136C) attachable to dies (124) above the interposer, and second contact pads (340) attachable to circuitry below the interposer. Through vias (330) are made in the semiconductor substrate (140) of the interposer (120). Conductive paths going through the through vias connect the first contact pads (136C) to the second contact pads (340). The second contact pads (340) protrude on the bottom surface of the interposer. These protruding contact pads (340) are inserted into vias (920) formed in the top surface of the BT substrate. The vias provide a strong mechanical connection and facilitate the interposer handling, especially if the interposer is thin. In some embodiments, an interposer or a die (124.1) has vias in the top surface. Protruding contact pads (340.1, 340.2) of another die (124.1, 124.Type: GrantFiled: December 17, 2003Date of Patent: May 23, 2006Assignee: Tru-Si Technologies, Inc.Inventors: Sergey Savastiouk, Patrick B. Halahan, Sam Kao
-
Patent number: 7034401Abstract: A packaging substrate (310) includes a semiconductor interposer (120) and at least one other intermediate substrate (110), e.g. a BT substrate. The semiconductor interposer has first contact pads (136C) attachable to dies (124) above the interposer, and second contact pads (340) attachable to circuitry below the interposer. Through vias (330) are made in the semiconductor substrate (140) of the interposer (120). Conductive paths going through the through vias connect the first contact pads (136C) to the second contact pads (340). The dies (124) are attached to the interposer after the attachment of the interposer to the BT substrate. In sequential soldering operations, the solder hierarchy is maintained by dissolving some material (e.g. copper) in the solder during soldering to raise the solder's melting temperature.Type: GrantFiled: May 5, 2005Date of Patent: April 25, 2006Assignee: Tru-Si Technologies, Inc.Inventors: Sergey Savastiouk, Patrick B. Halahan, Sam Kao
-
Patent number: 7027894Abstract: An article holder has sensors that detect whether an article held in the holder is a workpiece or a piece of packaging material. Examples are end effectors suitable for picking up semiconductor wafers and packaging material from a pod or some other carrier.Type: GrantFiled: September 9, 2003Date of Patent: April 11, 2006Assignee: Tru-Si Technologies, Inc.Inventors: Frank E. Kretz, Alexander J. Berger, Sean A. Casarotti
-
Patent number: 7001825Abstract: In some embodiments, a circuit structure comprises a semiconductor substrate, an opening passing through the substrate between a first side of the substrate and a second side of the substrate, and a plurality of conductive layers in the opening. In some embodiments, one conductive layer provides an electromagnetic shield that shields the substrate from AC signals carried by a contact pad made from another conductive layer on a backside of the substrate. The conductive layers can also be used to form capacitor/rectifier networks. Manufacturing methods also provided.Type: GrantFiled: December 16, 2004Date of Patent: February 21, 2006Assignee: Tru-Si Technologies, Inc.Inventors: Patrick B. Halahan, Oleg Siniaguine
-
Patent number: 6958285Abstract: In some embodiments, a fabrication method comprises: forming a structure that has one or more substrates, wherein the one or more substrates are either a single substrate or a plurality of substrates bonded together, wherein the structure comprises a non-electronically-functioning component which includes at least a portion of the one or more substrates and/or is attached to the one or more substrates; wherein the one or more substrates include a first substrate which has: a first side, an opening in the first side, and a conductor in the opening; wherein the method comprises removing material from the structure so that the conductor becomes exposed on a second side of the first substrate. In some embodiments, the second side is a backside of the first substrate, and the exposed conductor provides backside contact pads.Type: GrantFiled: March 27, 2002Date of Patent: October 25, 2005Assignee: Tru-Si Technologies, Inc.Inventor: Oleg Siniaguine
-
Patent number: 6948898Abstract: A wafer or some other article is aligned while being held by an end-effector.Type: GrantFiled: October 15, 2002Date of Patent: September 27, 2005Assignee: Tru-Si Technologies, Inc.Inventors: Alexander J. Berger, Frank E. Kretz
-
Patent number: 6935830Abstract: A wafer or some other article is aligned while being held by an end-effector.Type: GrantFiled: July 13, 2001Date of Patent: August 30, 2005Assignee: Tru-Si Technologies, Inc.Inventors: Alexander J. Berger, Frank E. Kretz
-
Patent number: 6899788Abstract: An article (e.g. a semiconductor wafer) is held in an article holder by means of a number of gas flows emitted from gas vortex chambers. Some of the gas flows act to cool an adjacent article portion more than the other gas flows. For example, some of the vortex chambers emit more gas per unit of time than the other chambers. More cooling is provided to those portions of the article which are heated more during processing. Greater temperature uniformity can be achieved.Type: GrantFiled: March 13, 2003Date of Patent: May 31, 2005Assignee: Tru-Si Technologies, Inc.Inventor: Sam Kao
-
Patent number: 6897148Abstract: A through hole (114) is formed in a wafer (104) comprising a semiconductor substrate (110). A seed layer (610) is sputtered on the bottom surface of the wafer. The seed is not deposited over the through hole's sidewalls adjacent the top surface of the wafer. A conductor (810) is electroplated into the through hole. In another embodiment, a seed is deposited into an opening in a wafer through a dry film resist mask (1110). The dry film resist overhangs the edges of the opening, so the seed is not deposited over the opening's sidewalls adjacent the top surface of the wafer. In another embodiment, a dielectric (120) is formed in an opening in a semiconductor substrate (110) by a non-conformal physical vapor deposition (PVD) process that deposits the dielectric on the sidewalls but not the bottom of the opening. A seed (610) is formed on the bottom by electroless plating. A conductor (810) is electroplated on the seed.Type: GrantFiled: April 9, 2003Date of Patent: May 24, 2005Assignee: Tru-Si Technologies, Inc.Inventors: Patrick A. Halahan, Sam Kao, Bosco Lan, Sergey Savastiouk, Oleg Siniaguine