Patents Assigned to Unimicron Technology Corporation
-
Patent number: 11825604Abstract: A circuit board assembly is provided and includes a first circuit board, a second circuit board and a first connecting module. The first connecting module includes a first connecting wire, a first connector and a second connector. The first circuit board includes a first processor, and the second circuit board includes a second processor. One end of the first connector is connected to one end of the first connecting wire, and the other end of the first connector is connected to the first circuit board. One end of the second connector is connected to the other end of the first connecting wire, and the other end of the second connector is connected to the second circuit board. The first connector is adjacent to the first processor, and the second connector is adjacent to the second processor.Type: GrantFiled: November 18, 2021Date of Patent: November 21, 2023Assignee: Unimicron Technology CorporationInventors: Ching-Ho Hsieh, Ming-Hsing Wu, Kuei-Sheng Wu
-
Patent number: 11585648Abstract: An electromagnetic measuring probe device for measuring a thickness of a dielectric layer of a circuit board and a method thereof are disclosed. The circuit board has at least one dielectric layer, at least two conductive layers and a test area. The test area has a test pattern and a through hole. The electromagnetic measuring probe device has a probe-measuring unit, an external conductive element, plural magnetic powder groups, and a maintaining unit. The probe-measuring unit has a transparent tube and an internal conductive pin. The external conductive element electrically connects with the test pattern. The conductive layers and the internal conductive pin generate a magnetic field while the probe-measuring unit enters into the through hole. The magnetic powder groups magnetically attracted are gathered to positions corresponding to thickness-range positions of the conductive layers and held by the maintaining unit, thus a gap between the two dielectric layers is obtained.Type: GrantFiled: March 23, 2021Date of Patent: February 21, 2023Assignee: Unimicron Technology CorporationInventors: Cheng-Jui Chang, Hung-Lin Chang
-
Patent number: 11408720Abstract: A method for measuring thickness of dielectric layer in circuit board includes the following steps: First, circuit board including dielectric layer and circuit layers is provided. The dielectric layer is between the circuit layers, and the circuit board further includes test area including test pattern and through hole. The test pattern includes first conductor and second conductors. The distance between the side of the through hole and the second conductor is less than the distance between the side of the through hole and the first conductor. Next, measuring device including conductive pin and sensing element is provided. Next, the conductive pin is powered, and one end of the conductive pin is electrically connected to the second conductor. Next, the sensing element is moved along the through hole to obtain sensing curve, and the thickness of the dielectric layer is calculated via variations of the sensing curve.Type: GrantFiled: March 23, 2021Date of Patent: August 9, 2022Assignee: Unimicron Technology CorporationInventors: Cheng-Jui Chang, Hung-Lin Chang, Jeng-Wey Chiang
-
Patent number: 11408799Abstract: A method for measuring a thickness of a dielectric layer in a circuit board is provided. The method for measuring the thickness of the dielectric layer includes the following steps. First, a circuit board including at least one dielectric layer and at least two circuit layers is provided. The dielectric layer is between the circuit layers, and the circuit board further includes a test area including a test pattern and a through hole. The test pattern includes at least two metal layers. Next, a measuring device including a main body, at least one light source and a lens module is provided. When the main body is moved into the through hole, the light source emits light to the dielectric layer and the metal layer, and the lens module shoots the dielectric layer and the metal layer to form a captured image. The thickness of the dielectric layer is obtained via the captured image.Type: GrantFiled: March 23, 2021Date of Patent: August 9, 2022Assignee: Unimicron Technology CorporationInventors: Cheng-Jui Chang, Hung-Lin Chang
-
Patent number: 11222838Abstract: An embedded component substrate structure and a method for manufacturing the same, with a carrier structure being formed with a groove on a top, and a chip structure with a plurality of conductors disposed in the groove. Dielectric layers are disposed on a top and a bottom of the carrier structure, and two opposite ends of multiple circuits in the carrier structure are exposed to the dielectric layers. Circuit build-up structures are disposed on the dielectric layers, and electrically connect to the circuits of the carrier structure.Type: GrantFiled: July 31, 2020Date of Patent: January 11, 2022Assignee: UNIMICRON TECHNOLOGY CORPORATIONInventor: Chien-Chen Lin
-
Patent number: 10820411Abstract: A manufacturing method for a circuit board and a circuit board are provided. The method includes steps: providing a substrate having a first metal layer; forming a patterned first opening on the first metal layer to expose the substrate; forming a patterned first dielectric layer on the substrate, the first dielectric layer is made of a photosensitive dielectric material and covers the first opening; photosensitizing the first dielectric layer to cure the first dielectric layer; forming a patterned second metal layer on the first metal layer; forming a patterned third metal layer on the second metal layer, and the third metal layer being adjacent to the first dielectric layer; removing a portion of the first metal layer not covered by the second metal layer; and forming a second dielectric layer on the substrate. A thickness of the third metal layer is greater than a thickness of the second metal layer.Type: GrantFiled: May 21, 2020Date of Patent: October 27, 2020Assignee: Unimicron Technology CorporationInventors: Shih-Lian Cheng, Zhe-Yong Lin, Li-Jie Liu, Ching Sheng Chen
-
Patent number: 9433108Abstract: A method for fabricating a circuit board structure having at least an embedded electronic element is disclosed, which includes the steps of: providing a substrate and embedding at least an electronic element in the substrate with an active surface and a plurality of electrode pads of the electronic element exposed from a surface of the substrate; forming a plurality of conductive bumps on the electrode pads of the electronic element; and covering the surface of the substrate and the active surface of the electronic element with a dielectric layer and a metal layer stacked on the dielectric layer, wherein the conductive bumps penetrate the dielectric layer so as to be in contact with the metal layer, thereby simplifying the fabrication process, reducing the fabrication cost and saving the fabrication time.Type: GrantFiled: December 5, 2013Date of Patent: August 30, 2016Assignee: Unimicron Technology CorporationInventors: Yung-Ching Lin, Chih-Kuie Yang, Ta-Han Lin
-
Patent number: 9385056Abstract: A packaging substrate includes a carrier and an interposer. The carrier has opposite top and bottom surfaces. A recess is formed on the top surface and a plurality of first conductive terminals are formed on the recess. Further, a plurality of second conductive terminals are formed on the bottom surface of the carrier. The interposer is disposed in the recess and has opposite first and second surfaces and a plurality of conductive through vias penetrating the first and second surfaces. A first conductive pad is formed on an end of each of the conductive through vias exposed from the first surface, and a second conductive pad is formed on the other end of each of the conductive through vias exposed from the second surface and electrically connected to a corresponding one of the first conductive terminals. Compared with the prior art, the invention improves the product reliability.Type: GrantFiled: August 3, 2012Date of Patent: July 5, 2016Assignees: Unimicron Technology Corporation, Industrial Technology Research InstituteInventors: Dyi-Chung Hu, John Hon-Shing Lau
-
Patent number: 9362140Abstract: A package stack device includes a first package structure having a plurality of first metal posts and a first electronic element, a second package structure having a plurality of second metal posts and a second electronic element, and an encapsulant formed between the first and second package structures to encapsulate the first electronic element. By connecting the second metal posts to the first metal posts, respectively, the second package structure is stacked on the first package structure with the support of the metal posts. Further, the gap between the two package structures is filled with the encapsulant to avoid warpage of the substrates.Type: GrantFiled: June 22, 2012Date of Patent: June 7, 2016Assignee: Unimicron Technology CorporationInventor: Dyi-Chung Hu
-
Patent number: 9357659Abstract: A packaging substrate having an embedded through-via interposer is provided, including an encapsulant layer, a through-via interposer embedded in the encapsulant layer and having a plurality of conductive through-vias therein, a redistribution layer embedded in the encapsulant layer and formed on the through-via interposer so as to electrically connect with first end surfaces of the conductive through-vias, and a built-up structure formed on the encapsulant layer and the through-via interposer for electrically connecting second end surfaces of the conductive through-vias.Type: GrantFiled: January 22, 2015Date of Patent: May 31, 2016Assignee: Unimicron Technology CorporationInventors: Dyi-Chung Hu, Tzyy-Jang Tseng
-
Patent number: 9337136Abstract: A through-holed interposer is provided, including a board body, a conductive gel formed in the board body, and a circuit redistribution structure disposed on the board body. The conductive gel has one end protruding from a surface of the board body, and an area of the protruded end of the conductive gel that is in contact with other structures (e.g., packaging substrates or circuit structures) is increased, thereby strengthening the bonding of the conductive gel and reliability of the interposer.Type: GrantFiled: March 9, 2015Date of Patent: May 10, 2016Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Ying-Chih Chan
-
Patent number: 9295159Abstract: A packaging substrate with an embedded semiconductor component and a method of fabricating the same are provided, including: fixing a semiconductor chip with electrode pads to an assisting layer with apertures through an adhesive member, wherein each of the electrode pads has a bump formed thereon, each of the apertures is filled with a filling material, and the bumps correspond to the apertures, respectively; forming a first dielectric layer on the assisting layer to encapsulate the semiconductor chip; removing the bumps and the filling material to form vias; and forming a first wiring layer on the first dielectric layer and forming first conductive vias in the vias to provide electrical connections between the electrode pads and the first wiring layer, wherein the first wiring layer comprises a plurality of conductive lands formed right on the first conductive vias, respectively.Type: GrantFiled: August 10, 2012Date of Patent: March 22, 2016Assignee: Unimicron Technology CorporationInventor: Zhao Chong Zeng
-
Patent number: 9257379Abstract: A coreless packaging substrate is provided which includes: a circuit buildup structure having at least a dielectric layer, at least a wiring layer and a plurality of conductive elements, a plurality of electrical pads embedded in the lowermost one of the at least a dielectric layer, a plurality of metal bumps formed on the uppermost one of the at least a wiring layer, and a dielectric passivation layer formed on the surface of the uppermost one of the circuit buildup structure and the metal bumps, with the metal bumps exposed from the dielectric passivation layer. The metal bumps each have a metal column portion and a wing portion integrally connected to the metal column portion, such that the bonding force between the metal bumps and a semiconductor chip is enhanced by the entire top surface of the wing portions of the metal bumps being completely exposed.Type: GrantFiled: March 12, 2012Date of Patent: February 9, 2016Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Chung-W. Ho
-
Patent number: 9232665Abstract: A packaging substrate includes: a dielectric layer unit having top and bottom surfaces; a positioning pad embedded in the bottom surface of the dielectric layer unit; at least a passive element having a plurality of electrode pads disposed on upper and lower surfaces thereof, the passive element being embedded in the dielectric layer unit and corresponding to the positioning pad; a first circuit layer disposed on the top surface of the dielectric layer unit, the first circuit layer having first conductive vias electrically connected to the electrode pads disposed on the upper surface of the passive element; and a second circuit layer disposed on the bottom surface of the dielectric layer unit, the second circuit layer having second conductive vias electrically connected to the electrode pads disposed on the lower surface of the passive element. Through the embedding of the passive element, the overall structure may have a reduced height.Type: GrantFiled: August 12, 2014Date of Patent: January 5, 2016Assignee: Unimicron Technology CorporationInventors: Shih-Ping Hsu, Zhao-Chong Zeng
-
Patent number: 9230895Abstract: A package substrate includes: a dielectric layer having two opposite surfaces; a wiring layer embedded in the dielectric layer and exposed from the two opposite surfaces of the dielectric layer, wherein the wiring layer has solder pads, conductive pads and circuit wires electrically connecting the solder pads and the conductive pads; and a first insulating protection layer disposed on one of the two opposite surfaces of the dielectric layer to cover the dielectric layer and the wiring layer and having a plurality of openings for exposing the conductive pads, respectively. The package substrate, by directly using the dielectric layer as a base, provides a package substrate having reduced thickness and lower fabrication costs compared to the prior art.Type: GrantFiled: July 27, 2011Date of Patent: January 5, 2016Assignee: Unimicron Technology CorporationInventors: Pao-Hung Chou, Hsien-Min Chang
-
Patent number: 9230899Abstract: A packaging substrate includes a holder, a first conductive pad disposed on the holder, a core layer disposed on the holder, a circuit layer disposed on the core layer, a plurality of conductive vias disposed in the core layer, and an insulating protection layer disposed on the core layer, wherein the first electrical pad is embedded in the core layer. By combining the holder on one side of the packaging substrate, cracks due to over-thinness can be prevented during transferring or packaging. A method of fabricating the packaging substrate, a package structure having a holder, a method of fabricating the package structure are also provided.Type: GrantFiled: February 28, 2012Date of Patent: January 5, 2016Assignee: Unimicron Technology CorporationInventors: Wen-Lung Lai, Yuan-Liang Lo
-
Patent number: 9224683Abstract: A through-holed interposer is provided, including a board body, a conductive gel formed in the board body, and a circuit redistribution structure disposed on the board body. The conductive gel has one end protruding from a surface of the board body, and an area of the protruded end of the conductive gel that is in contact with other structures (e.g., packaging substrates or circuit structures) is increased, thereby strengthening the bonding of the conductive gel and reliability of the interposer.Type: GrantFiled: March 9, 2015Date of Patent: December 29, 2015Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Ying-Chih Chan
-
Patent number: 9179549Abstract: A packaging substrate includes: a core board with at least a cavity; a dielectric layer unit having upper and lower surfaces and encapsulating the core board and filling the cavity; a plurality of positioning pads embedded in the lower surface of the dielectric layer unit; at least a passive component having upper and lower surfaces with electrode pads disposed thereon and embedded in the dielectric layer unit so as to be received in the cavity of the core board at a position corresponding to the positioning pads; first and second wiring layers disposed on the upper and lower surfaces of the dielectric layer unit and electrically connected to the electrode pads of the upper and lower surfaces of the passive component through conductive vias, respectively. By embedding the passive component in the core board and the dielectric layer unit, the invention effectively reduces the height of the overall structure.Type: GrantFiled: December 14, 2010Date of Patent: November 3, 2015Assignee: Unimicron Technology CorporationInventors: Shih-Ping Hsu, Zhao-Chong Zeng
-
Patent number: 9129870Abstract: A package structure having an embedded electronic component includes: a carrier having a cavity penetrating therethrough; a semiconductor chip received in the cavity and having solder bumps disposed thereon; a dielectric layer formed on the carrier and the semiconductor chip so as to encapsulate the solder bumps; a wiring layer formed on the dielectric layer; an insulating protection layer formed on the dielectric layer and the wiring layer; and a solder material formed in the dielectric layer and the insulating protection layer for electrically connecting the wiring layer and the solder bumps, thereby shortening the signal transmission path between the semiconductor chip and the carrier to avoid signal losses.Type: GrantFiled: June 25, 2014Date of Patent: September 8, 2015Assignee: Unimicron Technology CorporationInventor: Zhao-Chong Zeng
-
Patent number: 9111818Abstract: A packaging substrate is provided, including a substrate body having a plurality of conductive pads, an insulating protective layer formed on the substrate body for the conductive pads to be exposed therefrom, and a plurality of conductive pillars disposed on the conductive pads. Each of the conductive pillars has a bottom end and a top end narrower than the bottom end, thereby forming a cone-shaped structure that does not have a wing structure. Therefore, the distance between contact points is reduced and the demands for fine-pitch and multi-joints are satisfied.Type: GrantFiled: September 5, 2013Date of Patent: August 18, 2015Assignee: Unimicron Technology CorporationInventors: Chun-Ting Lin, Yu-Chung Hsieh, Ying-Tung Wang, Ying-Chih Chan