Patents Assigned to Via Technology, Inc.
-
Patent number: 10074365Abstract: A voice control method, a mobile terminal device, and a voice control system are provided. The voice control method includes the following steps. An application provides at least one operating parameter for a speech software development module. The speech software development module receives a voice signal and parses the voice signal, and thus a voice recognition result is obtained. The speech software development module determines whether the voice recognition result matches the operating parameters. When the voice recognition result matches the operating parameters, the speech software development module provides an operating signal for the application.Type: GrantFiled: March 27, 2014Date of Patent: September 11, 2018Assignee: VIA Technologies, Inc.Inventor: Guo-Feng Zhang
-
Patent number: 10061735Abstract: A USB chipset coupled between a first device and a second device is provided. A data processing unit is coupled to the first device and generates a plurality of transmission information according to first information provided by the first device. A transmitting unit is coupled to the data processing unit to transmit the transmission information to the second device and includes a converting module, a first output driving module, a second output driving module, and a transmitting-terminal selecting module. The converting module is coupled to the data processing unit to receive the transmission information in parallel and serially outputs the transmission information. The first output driving module is coupled to a first pin set. The second output driving module is coupled to a second pin set. The transmitting-terminal selecting module is coupled between the converting module and the first and second output driving modules.Type: GrantFiled: March 2, 2016Date of Patent: August 28, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Wei-Yu Wang, Yu-Chung Wei, Yinglien Cheng
-
Patent number: 10055588Abstract: An apparatus is provided for protecting a basic input/output system (BIOS) in a computing system. The apparatus includes a BIOS read only memory (ROM), an event detector, and a tamper detector. The BIOS ROM has BIOS contents that are stored as plaintext, and an encrypted message digest, where the encrypted message digest comprises an encrypted version of a first message digest that corresponds to the BIOS contents, and where and the encrypted version is generated via a symmetric key algorithm and a key. The event detector is configured to generate a BIOS check interrupt that interrupts normal operation of the computing system upon the occurrence of an event, where the event includes one or more occurrences of a power glitch exceeding a specified threshold within a specified time period.Type: GrantFiled: December 15, 2016Date of Patent: August 21, 2018Assignee: VIA TECHNOLOGIES, INC.Inventor: G. Glenn Henry
-
Patent number: 10055288Abstract: A controller device and an operation method for a non-volatile memory with 3-dimensional architecture are provided. The controller device includes an error checking and correcting (ECC) circuit and a controller. The controller is coupled to the non-volatile memory and the ECC circuit. The controller may access a target wordline of the non-volatile memory in accordance with a physical address. The controller groups a plurality of wordlines of the non-volatile memory into a plurality of wordline groups, wherein different wordline groups have different codeword structures. The controller controls the ECC circuit according to the codeword structure of the wordline group of the target wordline, and the ECC circuit generates a codeword to be stored in the target wordline or check a codeword from the target wordline under control of the controller.Type: GrantFiled: August 2, 2016Date of Patent: August 21, 2018Assignee: VIA Technologies, Inc.Inventors: Ying Yu Tai, Jiin Lai, Jiangli Zhu
-
Patent number: 10049007Abstract: A non-volatile memory device including a non-volatile memory and a controller is provided. The controller establishes a standard table and at least one priority table according to a read table stored in the non-volatile memory. The probability that the controller utilizes the read voltages corresponding to the indexes recorded in the priority table to read and successfully decode the codewords stored in non-volatile memory is high. When the controller utilizes the read voltages corresponding to the indexes recorded in the priority table to read and unsuccessfully decode the codewords, the controller utilizes the read voltages corresponding to the indexes recorded in the standard table to read and decode the codewords stored in non-volatile memory.Type: GrantFiled: August 22, 2016Date of Patent: August 14, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Jiangli Zhu, Ying Yu Tai
-
Patent number: 10049217Abstract: An apparatus is provided for protecting a basic input/output system (BIOS) in a computing system. The apparatus includes a BIOS read only memory (ROM), an event detector, and a tamper detector. The BIOS ROM has BIOS contents that are stored as plaintext, and an encrypted message digest, where the encrypted message digest comprises an encrypted version of a first message digest that corresponds to the BIOS contents, and where and the encrypted version is generated via a symmetric key algorithm and a key. The event detector is configured to generate a BIOS check interrupt that interrupts normal operation of the computing system upon the occurrence of an event, where the event includes one or more occurrences of a fuse array access.Type: GrantFiled: December 15, 2016Date of Patent: August 14, 2018Assignee: VIA TECHNOLOGIES, INC.Inventor: G. Glenn Henry
-
Patent number: 10050643Abstract: The LDPC apparatus includes an LDPC iteration calculating circuit, a decision-bit storage circuit, and a convergence detection circuit. The LDPC iteration calculating circuit performs an LDPC iteration calculation to obtain a new decision bit value of a corresponding variable node. The decision-bit storage circuit uses the new decision bit value to update one corresponding old decision bit value among a plurality of old decision bit values. The convergence detection circuit stores check sums of a plurality of check nodes. The convergence detection circuit uses the new decision bit value and the corresponding old decision bit value to update one corresponding check sum among the check sums. The convergence detection circuit determines whether the LDPC iteration calculation is converged based on the check sums of the check nodes.Type: GrantFiled: December 14, 2016Date of Patent: August 14, 2018Assignee: VIA Technologies, Inc.Inventors: Ying Yu Tai, Jiangli Zhu
-
Publication number: 20180225305Abstract: A method for displaying landmark data from a search of a place name keyword, the method includes: inputting the place name keyword to a server to search for a plurality of landmark data, wherein each of the landmark data comprises fields of a landmark name, an objective level category, an address, and an address quoting frequency; sorting the landmark data by an electronic device to a display order, based on a characterized parameter for each of the landmark, wherein the characterized parameter is calculated based on at least a publicity, wherein the publicity is a calculation of the objective level category and the address quoting frequency with respectively weighting to the objective level category and the address quoting frequency; and displaying the landmark data by the electronic device according to the display order.Type: ApplicationFiled: March 28, 2018Publication date: August 9, 2018Applicant: VIA Technologies, Inc.Inventors: Guo-Feng Zhang, Yi-Fei Zhu
-
Patent number: 10041999Abstract: A built-in self-test mechanism for an interface chip. During a loopback test procedure, a transmission terminal of the interface chip is coupled back to the interface chip by a reception terminal of the interface chip and a loopback test circuit within the interface chip generates a test sequence which includes a synchronization section and a section of repeated test code. The test sequence is scrambled by a scrambler and then is transmitted via the transmission terminal and looped back to the reception terminal. The signal looped back to the reception terminal is processed by an equalizer and descrambled by a descrambler to be further checked by the loopback test circuit for determining whether the interface chip is functioning normally. The dynamically-changed keys used in the scrambler and the descrambler are synchronized according to the synchronization section. The equalizer is optimized by the scrambled section of repeated test code.Type: GrantFiled: January 20, 2017Date of Patent: August 7, 2018Assignee: VIA TECHNOLOGIES, INC.Inventor: Shih-Hao Chen
-
Publication number: 20180210744Abstract: An electronic apparatus and an operation method thereof are provided. The electronic apparatus includes a nonvolatile memory, a first integrated circuit and a second integrated circuit. The nonvolatile memory stores the first firmware code of the first integrated circuit and the second firmware code of the second integrated circuit. The first integrated circuit is coupled to a memory access interface of the nonvolatile memory to read the first firmware code and the second firmware code. The first integrated circuit has an emulation memory access interface to emulate an emulation memory. The second integrated circuit is coupled to the emulation memory access interface of the first integrated circuit. The second integrated circuit reads the second firmware code from the first integrated circuit via the emulation memory access interface.Type: ApplicationFiled: January 22, 2018Publication date: July 26, 2018Applicant: VIA Technologies, Inc.Inventors: Terrance Shiyang Shih, Chin-Sung Hsu
-
Patent number: 10014246Abstract: A circuit substrate has the following elements. A stacked circuit structure has a first surface and a second surface opposite thereto surface. A first patterned inner conductive layer is disposed on the first surface and has multiple pads. A first patterned outer conductive layer is disposed on the patterned inner conductive layer and has multiple conductive pillars, wherein each of the first conductive pillar is located on the corresponding first pad. The first dielectric layer covers the first surface, the first patterned inner conductive layer and the first patterned outer conductive layer, and has multiple first concaves, wherein the first concave exposes the top and side of the corresponding first conductive pillar. A semiconductor package structure applied the above circuit substrate and a process for fabricating the same are also provided here.Type: GrantFiled: October 3, 2016Date of Patent: July 3, 2018Assignee: VIA Technologies, Inc.Inventor: Chen-Yueh Kung
-
Publication number: 20180167087Abstract: The LDPC apparatus includes an LDPC iteration calculating circuit, a decision-bit storage circuit, and a convergence detection circuit. The LDPC iteration calculating circuit performs an LDPC iteration calculation to obtain a new decision bit value of a corresponding variable node. The decision-bit storage circuit uses the new decision bit value to update one corresponding old decision bit value among a plurality of old decision bit values. The convergence detection circuit stores check sums of a plurality of check nodes. The convergence detection circuit uses the new decision bit value and the corresponding old decision bit value to update one corresponding check sum among the check sums. The convergence detection circuit determines whether the LDPC iteration calculation is converged based on the check sums of the check nodes.Type: ApplicationFiled: December 14, 2016Publication date: June 14, 2018Applicant: VIA Technologies, Inc.Inventors: Ying Yu Tai, Jiangli Zhu
-
Publication number: 20180165010Abstract: A non-volatile memory (NVM) apparatus and an iteration sorting method thereof are provided. The NVM apparatus performs the iteration sorting method to select one target block from a plurality of blocks of a NVM, and to perform a management operation on the target block. The iteration sorting method includes: selecting a plurality of candidate blocks among the blocks of the NVM to join into a sorting set, sorting all of the candidate blocks in the sorting set according to metadata, picking one candidate block with maximum (or minimum) metadata from the sorting set to serve as the target block, and keeping M candidate blocks in the sorting set and discarding the rest of the candidate blocks from the sorting set.Type: ApplicationFiled: December 14, 2016Publication date: June 14, 2018Applicant: VIA Technologies, Inc.Inventors: Ying Yu Tai, Jiangli Zhu
-
Patent number: 9992481Abstract: A method and an apparatus for processing surrounding images of a vehicle are provided. In the method, plural cameras disposed on the vehicle are used to capture images of plural perspective views surrounding the vehicle. The images of the perspective views are transformed into images of a top view. An interval consisted of at least a preset number of consecutive empty pixels is found from one column of pixels in each image of the top view, and the images of the perspective views and the top view are divided into floor side images and wall side images according to the height of the interval in the image. The divided floor side images and wall side images are stitched to generate a synthetic image surrounding the vehicle.Type: GrantFiled: July 19, 2016Date of Patent: June 5, 2018Assignee: VIA Technologies, Inc.Inventors: Kuan-Ting Lin, Yi-Jheng Wu
-
Patent number: 9991327Abstract: A semiconductor device includes first and second winding portions disposed in a first level of an insulating layer and surrounding a center region thereof. Each of the winding portions includes conductive lines arranged from the inside to the outside. First and second extending conductive lines are disposed in the first level of the insulating layer. A third extending conductive line is disposed in a second level of the insulating layer. The first extending conductive line is coupled between the innermost conductive line of the second winding and the third extending conductive line. The second extending conductive line is coupled between the innermost conductive line of the first winding portion and the third extending conductive line. The first extending conductive line and the third extending conductive line coupled thereto are arranged in a helix or a spiral spatial configuration.Type: GrantFiled: February 23, 2017Date of Patent: June 5, 2018Assignee: VIA TECHNOLOGIES, INC.Inventor: Sheng-Yuan Lee
-
Patent number: 9978384Abstract: An electronic device is provided. The electronic device includes: a first processing unit; a storage unit, configured to store at least one audio file; a first memory unit; and a modulator-demodulator (modem), configured to perform audio processing of the electronic device during a phone call, wherein when the electronic device is used to play the audio file, the first processing unit reads the audio file from the storage unit, retrieves header information of the audio file, and writes the audio file into the first memory unit, wherein the modem accesses the audio file stored in the first memory unit based on the header information, and performs audio decoding on the audio file.Type: GrantFiled: July 16, 2014Date of Patent: May 22, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Yong Li, Zongpu Qi
-
Publication number: 20180138639Abstract: A paddle card includes a circuit board, a pad group and first to fourth shielding planes. The circuit board has an upper surface and a lower surface opposite to each other. The pad group is adapted to connect wires of a cable or terminals of a plug, and includes a pair of upper differential pads on the upper surface and a pair of lower differential pads on the lower surface. The pair of upper differential pads is respectively configured corresponding to the pair of lower differential pads in an up and down manner. The first to fourth shielding planes are stacked at intervals between the upper and lower surfaces in sequence. An orthogonal projection of a second opening of the second shielding plane on a geometric plane that a pair of third openings of the third shielding plane is located in is separate from the pair of third openings.Type: ApplicationFiled: July 3, 2017Publication date: May 17, 2018Applicant: VIA Technologies, Inc.Inventor: Sheng-Yuan Lee
-
Patent number: 9971605Abstract: A microprocessor includes an indicator and a plurality of processing cores. Each of the plurality of processing cores is configured to sample the indicator. When the indicator indicates a first predetermined value, the plurality of processing cores are configured to collectively designate multiple of the plurality of processing cores to be a bootstrap processor. When the indicator indicates a second predetermined value distinct from the first predetermined value, the plurality of processing cores are configured to collectively designate a single processing core of the plurality of processing cores to be the bootstrap processor.Type: GrantFiled: May 19, 2014Date of Patent: May 15, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Stephan Gaskins
-
Patent number: 9967092Abstract: A secure memory, key expansion logic, and decryption logic are provided for a microprocessor that executes encrypted instructions. The secure memory stores a plurality of decryption key primitives. The key expansion logic selects two or more decryption key primitives from the secure memory and then derives a decryption key from them. The decryption logic uses the decryption key to decrypt an encrypted instruction fetched from the instruction cache. The decryption key primitives are selected on the basis of an encrypted instruction address, one of them is rotated by an amount also determined by the encrypted instruction address, and then they are additively or subtractively accumulated, also on the basis of the encrypted instruction address.Type: GrantFiled: October 15, 2015Date of Patent: May 8, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks, Brent Bean, Thomas A. Crispin
-
Patent number: 9952875Abstract: A superscalar pipelined microprocessor includes a register set defined by an instruction set architecture of the microprocessor, execution units, and a store unit, coupled to the cache memory and distinct from the other execution units of the microprocessor. The store unit comprises an ALU. The store unit receives an instruction that specifies a source register of the register set and an operation to be performed on a source operand to generate a result. The store unit reads the source operand from the source register. The ALU performs the operation on the source operand to generate the result, rather than forwarding the source operand to any of the other execution units of the microprocessor to perform the operation on the source operand to generate the result. The store unit operatively writes the result to the cache memory.Type: GrantFiled: October 30, 2009Date of Patent: April 24, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Gerard M. Col, Colin Eddy, Rodney E. Hooker