Patents Assigned to Via Technology, Inc.
-
Patent number: 9952654Abstract: A multi-core microprocessor supports a plurality of operating states that provide different levels of performance and power consumption to the microprocessor and its cores. A control unit puts selected cores into selected operating states at selected times. A core-specific synchronization register is provided for each core external to the core and readable by the control unit. Each core responds to an instruction to target an operating state by writing a value identifying the target operating state to the synchronization register. The control unit causes power saving actions that affect shared resources provided that the actions do not reduce performance of any core sharing the resources below the core's target operating state.Type: GrantFiled: January 13, 2016Date of Patent: April 24, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks
-
Patent number: 9953002Abstract: An apparatus is provided that compensates for misalignment on a synchronous data bus. The apparatus includes a replica radial distribution element, a bit lag control element, and a synchronous lag receiver. The replica radial distribution element is configured to receive a lag pulse signal, and is configured to generate a replicated strobe signal, where the replica radial distribution network comprises replicated propagation path lengths, loads, and buffering of a radial distribution network for a strobe. The bit lag control element is configured to measure the time between assertion of the lag pulse signal and assertion of the replicated strobe signal when an update signal is asserted, and is configured to generate a first value on a lag bus that indicates the time.Type: GrantFiled: December 23, 2016Date of Patent: April 24, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Vanessa Canac, James R. Lundberg
-
Publication number: 20180101314Abstract: A non-volatile memory (NVM) apparatus and an address classification method thereof are provided. The NVM apparatus includes a NVM and a controller. The controller accesses the NVM in accordance with a write command of a host. The controller may perform the address classification method. The address classification method includes: providing a data look-up table, wherein the data look-up table includes a plurality of data entries, each of the data entries includes a logical address information, a counter value and a timer value; searching the data look-up table based on the logical address of the write command in order to obtain a corresponding counter value and a corresponding timer value; and determining whether the logical address of the write command is a hot data address based on the corresponding counter value and the corresponding timer value.Type: ApplicationFiled: October 7, 2016Publication date: April 12, 2018Applicant: VIA Technologies, Inc.Inventors: Ying-Yu Tai, Jiangli Zhu, Jiin Lai
-
Patent number: 9933493Abstract: A battery management system for a battery pack including a plurality of battery cells connected in series is provided. The battery management system includes a first switching unit coupled to an anode of a first battery cell of the battery pack, having a first P-type transistor coupled to the anode of the first battery cell, a first resistor coupled between the anode of the first battery cell and a gate of the first P-type transistor, and a current mirror coupled to the gate of the first P-type transistor and the first resistor, draining a first mirror current from the first resistor in response to a control signal, so as to turn on the first P-type transistor. The system further includes a detection circuit coupled to the first switching unit.Type: GrantFiled: July 5, 2016Date of Patent: April 3, 2018Assignee: VIA TECHNOLOGIES, INC.Inventor: Yi-shing Lin
-
Patent number: 9911008Abstract: A microprocessor is provided in which an encrypted program can replace the decryption keys that are used to decrypt sections of the encrypted program. The microprocessor may be decrypting and executing a first section of the encrypted program when it encounters, decrypts, and executes an encrypted store-key instruction to store a new set of decryption keys. After executing the store-key instruction, the microprocessor decrypts and executes a subsequent section of the encrypted program using the new set of decryption keys. On-the-fly key switching may occur numerous times with successive encrypted store-key instructions and successive sets of encrypted instructions.Type: GrantFiled: October 15, 2015Date of Patent: March 6, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks, Brent Bean, Thomas A. Crispin
-
Patent number: 9910991Abstract: An apparatus is provided for protecting a basic input/output system (BIOS) in a computing system. The apparatus includes a BIOS read only memory (ROM), an event detector, and a tamper detector. The BIOS ROM has BIOS contents that are stored as plaintext, and an encrypted message digest, where the encrypted message digest comprises an encrypted version of a first message digest that corresponds to the BIOS contents, and where and the encrypted version is generated via a symmetric key algorithm and a key. The event detector is configured to generate a BIOS check interrupt that interrupts normal operation of the computing system upon the occurrence of an event, where the event includes one or more occurrences of an operating system call.Type: GrantFiled: December 15, 2016Date of Patent: March 6, 2018Assignee: VIA TECHNOLOGIES, INC.Inventor: G. Glenn Henry
-
Publication number: 20180062400Abstract: A charger and a power delivery control chip and a charging method thereof are provided. Resistance values of equivalent resistances corresponding to a power supply bus are calculated according to a charging current and voltage sensing signals respectively provided by chips of a first connector and a second connector. A charging voltage supplied to the power supply bus is adjusted according to a target charging voltage, a current charging current, and variations of the resistance values of the equivalent resistances corresponding to the power supply bus.Type: ApplicationFiled: April 17, 2017Publication date: March 1, 2018Applicant: VIA Technologies, Inc.Inventor: Tze-Shiang Wang
-
Patent number: 9898303Abstract: A microprocessor includes a plurality of processing cores, a resource shared by the plurality of processing cores, and a hardware semaphore readable and writeable by each of the plurality of processing cores within a non-architectural address space. Each of the plurality of processing cores is configured to write to the hardware semaphore to request ownership of the shared resource and to read from the hardware semaphore to determine whether or not the ownership was obtained. Each of the plurality of processing cores is configured to write to the hardware semaphore to relinquish ownership of the shared resource.Type: GrantFiled: May 19, 2014Date of Patent: February 20, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks
-
Patent number: 9898036Abstract: An apparatus is provided that compensates for misalignment on a synchronous data bus. The apparatus includes a replica radial distribution element, a Joint Test Action Group (JTAG) interface, and a bit lag control element. The replica radial distribution element is configured to receive a lag pulse signal, and is configured to generate a replicated strobe signal, where the replica radial distribution network includes replicated propagation path lengths, loads, and buffering of a radial distribution network for a strobe. The JTAG interface is configured to receive control information over a standard JTAG bus, where the control information indicates an amount to adjust a propagation time. The bit lag control element is configured to measure the propagation time beginning with assertion of the first signal and ending with assertion of the second signal, and is configured to generate a first value on a lag bus that indicates an adjusted propagation time.Type: GrantFiled: December 23, 2016Date of Patent: February 20, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Vanessa Canac, James R. Lundberg
-
Patent number: 9898291Abstract: A microprocessor natively translates and executes instructions of both the x86 instruction set architecture (ISA) and the Advanced RISC Machines (ARM) ISA. An instruction formatter extracts distinct ARM instruction bytes from a stream of instruction bytes received from an instruction cache and formats them. ARM and x86 instruction length decoders decode ARM and x86 instruction bytes, respectively, and determine instruction lengths of ARM and x86 instructions. An instruction translator translates the formatted x86 ISA and ARM ISA instructions into microinstructions of a unified microinstruction set architecture of the microprocessor. An execution pipeline executes the microinstructions to generate results defined by the x86 ISA and ARM ISA instructions.Type: GrantFiled: December 8, 2015Date of Patent: February 20, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks, Rodney E. Hooker
-
Patent number: 9894322Abstract: The present invention provides a video conference system. The video conference system includes a plurality of terminal equipment and a server. Each of the terminal equipment estimates and transmits real-time bandwidth and conference requirements to the server. A multipoint control unit of the server includes a multipoint controller and a multipoint processor. The multipoint controller determines, according to the real-time bandwidth and the conference requirements, a transfer rule and an allocation scheme corresponding to each of the terminal equipment. The multipoint processor receives the transfer rule and voice data stream or video data stream from the terminal equipment. The server transmits each of the allocation schemes to the corresponding terminal equipment. When any of the terminal equipment transmits new real-time bandwidth or new conference requirements to the server, the multipoint controller determines the transfer rule and the allocation schemes once again.Type: GrantFiled: April 6, 2017Date of Patent: February 13, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Wenwei Liao, Jie Fang, Steve Shu Liu
-
Patent number: 9892283Abstract: A microprocessor and method are provided for securely decrypting and executing encrypted instructions within a microprocessor. A plurality of master keys are stored in a secure memory. Encrypted instructions are fetched from an instruction cache. A set of one or more master keys are selected from the secure memory based upon an encrypted instruction fetch address. The selected set of master keys or a decryption key derived therefrom is used to decrypt the encrypted instructions fetched from the instruction cache. The decrypted instructions are then securely executed within the microprocessor. In one implementation, the master keys are intervolved with each other to produce a new decryption key with every fetch quantum. Moreover, a new set of master keys is selected with every new block of instructions.Type: GrantFiled: October 15, 2015Date of Patent: February 13, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks, Brent Bean, Thomas A. Crispin
-
Patent number: 9891927Abstract: A microprocessor includes a plurality of processing cores and an uncore random access memory (RAM) readable and writable by each of the plurality of processing cores. Each core of the plurality of processing cores comprises microcode run by the core that implements architectural instructions of an instruction set architecture of the microprocessor. The microcode is configured to both read and write the uncore RAM to accomplish inter-core communication between the plurality of processing cores.Type: GrantFiled: May 19, 2014Date of Patent: February 13, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks, Rodney E. Hooker, Stephan Gaskins
-
Patent number: 9891916Abstract: A hardware data prefetcher is comprised in a memory access agent, wherein the memory access agent is one of a plurality of memory access agents that share a memory. The hardware data prefetcher includes a prefetch trait that is initially either exclusive or shared. The hardware data prefetcher also includes a prefetch module that performs hardware prefetches from a memory block of the shared memory using the prefetch trait. The hardware data prefetcher also includes an update module that performs analysis of accesses to the memory block by the plurality of memory access agents and, based on the analysis, dynamically updates the prefetch trait to either exclusive or shared while the prefetch module performs hardware prefetches from the memory block using the prefetch trait.Type: GrantFiled: February 18, 2015Date of Patent: February 13, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: Rodney E. Hooker, Albert J. Loper, John Michael Greer, Meera Ramani-Augustin
-
Patent number: 9891928Abstract: A microprocessor a plurality of processing cores, wherein each of the plurality of processing cores instantiates a respective architecturally-visible storage resource. A first core of the plurality of processing cores is configured to encounter an architectural instruction that instructs the first core to update the respective architecturally-visible storage resource of the first core with a value specified by the architectural instruction. The first core is further configured to, in response to encountering the architectural instruction, provide the value to each of the other of the plurality of processing cores and update the respective architecturally-visible storage resource of the first core with the value. Each core of the plurality of processing cores other than the first core is configured to update the respective architecturally-visible storage resource of the core with the value provided by the first core without encountering the architectural instruction.Type: GrantFiled: August 9, 2016Date of Patent: February 13, 2018Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Stephan Gaskins
-
Patent number: 9836610Abstract: An apparatus is provided for protecting a basic input/output system (BIOS) in a computing system. The apparatus includes a BIOS read only memory (ROM), an event detector, and a tamper detector. The BIOS ROM has BIOS contents that are stored as plaintext, and an encrypted message digest, where the encrypted message digest comprises an encrypted version of a first message digest that corresponds to the BIOS contents, and where and the encrypted version is generated via a symmetric key algorithm and a key. The event detector is configured to generate a BIOS check interrupt that interrupts normal operation of the computing system upon the occurrence of an event, where the event includes one or more occurrences of a change in virtual memory mapping.Type: GrantFiled: December 15, 2016Date of Patent: December 5, 2017Assignee: VIA TECHNOLOGIES, INC.Inventor: G. Glenn Henry
-
Patent number: 9836609Abstract: An apparatus is provided for protecting a basic input/output system (BIOS) in a computing system. The apparatus includes a BIOS read only memory (ROM), an event detector, and a tamper detector. The BIOS ROM has BIOS contents that are stored as plaintext, and an encrypted message digest, where the encrypted message digest comprises an encrypted version of a first message digest that corresponds to the BIOS contents, and where and the encrypted version is generated via a symmetric key algorithm and a key. The event detector is configured to generate a BIOS check interrupt that interrupts normal operation of the computing system upon the occurrence of an event, where the event includes one or more occurrences of a hard disk access.Type: GrantFiled: December 15, 2016Date of Patent: December 5, 2017Assignee: VIA TECHNOLOGIES, INC.Inventor: G. Glenn Henry
-
Patent number: 9830155Abstract: A microprocessor includes compressed and uncompressed microcode memory storages, having N-bit wide and M-bit wide addressable words, respectively, where N<M. The microprocessor also includes a fetch unit, an instruction translator, and an execution stage. When the instruction translator receives an architectural instruction, it writes information identifying source and destination registers specified by the architectural instruction to an indirection register. It also issues one or more fetch addresses to retrieve a sequence of one or more microcode instructions from one of the uncompressed microcode memory storage and the compressed microcode memory storage to implement the architectural instruction. It merges information in the indirection register with the sequence of one or more microcode instructions to generate a sequence of one or more implementing microinstructions.Type: GrantFiled: April 27, 2016Date of Patent: November 28, 2017Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks, Brent Bean
-
Patent number: 9829945Abstract: A multi-die package for a microprocessor provides a power management synchronization system. The package has a plurality of dies. Each die has a plurality of cores, including a single master core. A plurality of sideband non-system-bus inter-die communication wires communicatively couple the dies to each other for a purpose of synchronizing power management. The master core of each die is configured to use one and only one of the inter-die communication wires to transmit power management synchronization messages to each of the other master cores. The master core of each die is also configured to receive power management synchronization messages from each of the other master cores via one or more inter-die communication wires. The cores use this system of inter-die communication wires to synchronize management of resources that affect both the performance and power consumption of the cores.Type: GrantFiled: December 28, 2015Date of Patent: November 28, 2017Assignee: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Darius D. Gaskins
-
Patent number: 9817788Abstract: A hub device and corresponding method include a first chip having at least a first upstream port and a plurality of first downstream ports, a second chip, having at least a second upstream port and at least one second downstream port; and an external memory device, storing firmware data corresponding to the first chip and the second chip. One one of the first downstream ports of the first chip is coupled to the second upstream port of the second chip to form a tiered hub, and the first chip and the second chip are sequentially enabled and the first chip and the second chip sequentially load the corresponding firmware data.Type: GrantFiled: May 27, 2016Date of Patent: November 14, 2017Assignee: VIA TECHNOLOGIES, INC.Inventors: Chih-Long Ho, Yi-Te Chen, Wen-Hao Cheng, Kuo-Yu Wu, Chun-Heng Lin, Po-Ming Huang