Patents Assigned to Xcelsis Corporation
-
Patent number: 10672745Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by vertically stacking two or more integrated circuit (IC) dies to at least partially overlap. In this arrangement, several circuit blocks defined on each die (1) overlap with other circuit blocks defined on one or more other dies, and (2) electrically connect to these other circuit blocks through connections that cross one or more bonding layers that bond one or more pairs of dies. In some embodiments, the overlapping, connected circuit block pairs include pairs of computation blocks and pairs of computation and memory blocks. The connections that cross bonding layers to electrically connect circuit blocks on different dies are referred to below as z-axis wiring or connections. This is because these connections traverse completely or mostly in the z-axis of the 3D circuit, with the x-y axes of the 3D circuit defining the planar surface of the IC die substrate or interconnect layers.Type: GrantFiled: October 14, 2018Date of Patent: June 2, 2020Assignee: Xcelsis CorporationInventors: Steven L. Teig, Ilyas Mohammed, Kenneth Duong, Javier DeLaCruz
-
Patent number: 10664564Abstract: An integrated circuit and a method for designing an IC where the smallest repeatable block is selected, designed and tested to span across multiple die levels. The block is configured to be timing closed at the block level thereby reducing the overall complexity of the design and avoiding the limiting effects of the constrained EDA tools. The block may subsequently be repeated on multiple die to be stacked in an IC.Type: GrantFiled: June 22, 2018Date of Patent: May 26, 2020Assignee: Xcelsis CorporationInventors: Javier A Delacruz, Eric Nequist, Jung Ko, Kenneth Duong
-
Patent number: 10607136Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit structure that uses latches to transfer signals between two bonded circuit layers. In some embodiments, this structure includes a first circuit partition on a first bonded layer and a second circuit partition on a second bonded layer. It also includes at least one latch to transfer signals between the first circuit partition on the first bonded layer and the second circuit partition on the second bonded layer. In some embodiments, the latch operates in (1) an open first mode that allows a signal to pass from the first circuit partition to the second circuit partition and (2) a closed second mode that maintains the signal passed through during the prior open first mode.Type: GrantFiled: December 31, 2017Date of Patent: March 31, 2020Assignee: Xcelsis CorporationInventors: Steven L. Teig, Kenneth Duong, Javier DeLaCruz
-
Patent number: 10600735Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by stacking two or more integrated circuit (IC) dies to at least partially overlap and to share one or more interconnect layers that distribute power, clock and/or data-bus signals. The shared interconnect layers include interconnect segments that carry power, clock and/or data-bus signals. In some embodiments, the shared interconnect layers are higher level interconnect layers (e.g., the top interconnect layer of each IC die). In some embodiments, the stacked IC dies of the 3D circuit include first and second IC dies. The first die includes a first semiconductor substrate and a first set of interconnect layers defined above the first semiconductor substrate. Similarly, the second IC die includes a second semiconductor substrate and a second set of interconnect layers defined above the second semiconductor substrate.Type: GrantFiled: May 10, 2018Date of Patent: March 24, 2020Assignee: Xcelsis CorporationInventors: Javier DeLaCruz, Steven L. Teig, Ilyas Mohammed
-
Patent number: 10600780Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by stacking two or more integrated circuit (IC) dies to at least partially overlap and to share one or more interconnect layers that distribute power, clock and/or data-bus signals. The shared interconnect layers include interconnect segments that carry power, clock and/or data-bus signals. In some embodiments, the shared interconnect layers are higher level interconnect layers (e.g., the top interconnect layer of each IC die). In some embodiments, the stacked IC dies of the 3D circuit include first and second IC dies. The first die includes a first semiconductor substrate and a first set of interconnect layers defined above the first semiconductor substrate. Similarly, the second IC die includes a second semiconductor substrate and a second set of interconnect layers defined above the second semiconductor substrate.Type: GrantFiled: May 10, 2018Date of Patent: March 24, 2020Assignee: Xcelsis CorporationInventors: Javier DeLaCruz, Steven L. Teig, Ilyas Mohammed
-
Patent number: 10600691Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by stacking two or more integrated circuit (IC) dies to at least partially overlap and to share one or more interconnect layers that distribute power, clock and/or data-bus signals. The shared interconnect layers include interconnect segments that carry power, clock and/or data-bus signals. In some embodiments, the shared interconnect layers are higher level interconnect layers (e.g., the top interconnect layer of each IC die). In some embodiments, the stacked IC dies of the 3D circuit include first and second IC dies. The first die includes a first semiconductor substrate and a first set of interconnect layers defined above the first semiconductor substrate. Similarly, the second IC die includes a second semiconductor substrate and a second set of interconnect layers defined above the second semiconductor substrate.Type: GrantFiled: May 10, 2018Date of Patent: March 24, 2020Assignee: Xcelsis CorporationInventors: Javier DeLaCruz, Steven L. Teig, Ilyas Mohammed
-
Patent number: 10593667Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by stacking two or more integrated circuit (IC) dies to at least partially overlap and to share one or more interconnect layers that distribute power, clock and/or data-bus signals. The shared interconnect layers include interconnect segments that carry power, clock and/or data-bus signals. In some embodiments, the shared interconnect layers are higher level interconnect layers (e.g., the top interconnect layer of each IC die). In some embodiments, the stacked IC dies of the 3D circuit include first and second IC dies. The first die includes a first semiconductor substrate and a first set of interconnect layers defined above the first semiconductor substrate. Similarly, the second IC die includes a second semiconductor substrate and a second set of interconnect layers defined above the second semiconductor substrate.Type: GrantFiled: May 10, 2018Date of Patent: March 17, 2020Assignee: Xcelsis CorporationInventors: Javier DeLaCruz, Steven L. Teig, Ilyas Mohammed
-
Publication number: 20200081250Abstract: An optical device comprising: an image layer including variable transparency pixels and display pixels and a lens layer including variable lens pixels.Type: ApplicationFiled: September 7, 2018Publication date: March 12, 2020Applicant: Xcelsis CorporationInventors: Ilyas MOHAMMED, Rajesh KATKAR, Belgacem HABA
-
Publication number: 20200081251Abstract: An optical apparatus is provided comprising: first and second optical waveguides disposed in a substrate such that light reflected by a beam splitting optical element of the first waveguide passes between beam splitting elements of the second waveguide.Type: ApplicationFiled: September 7, 2018Publication date: March 12, 2020Applicant: Xcelsis CorporationInventors: Ilyas MOHAMMED, Rajesh KATKAR, Belgacem HABA
-
Patent number: 10586786Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by stacking two or more integrated circuit (IC) dies to at least partially overlap and to share one or more interconnect layers that distribute power, clock and/or data-bus signals. The shared interconnect layers include interconnect segments that carry power, clock and/or data-bus signals. In some embodiments, the shared interconnect layers are higher level interconnect layers (e.g., the top interconnect layer of each IC die). In some embodiments, the stacked IC dies of the 3D circuit include first and second IC dies. The first die includes a first semiconductor substrate and a first set of interconnect layers defined above the first semiconductor substrate. Similarly, the second IC die includes a second semiconductor substrate and a second set of interconnect layers defined above the second semiconductor substrate.Type: GrantFiled: May 10, 2018Date of Patent: March 10, 2020Assignee: Xcelsis CorporationInventors: Javier DeLaCruz, Steven L. Teig, Ilyas Mohammed, Eric M. Nequist
-
Publication number: 20200075553Abstract: It is highly desirable in electronic systems to conserve space on printed circuit boards (PCB). This disclosure describes voltage regulation in electronic systems, and more specifically to integrating voltage regulators and associated passive components into semiconductor packages with at least a portion of the circuits whose voltage(s) they are regulating.Type: ApplicationFiled: April 29, 2019Publication date: March 5, 2020Applicant: Xcelsis CorporationInventors: Javier A. DELACRUZ, Don DRAPER, Belgacem HABA, Ilyas MOHAMMED
-
Patent number: 10580735Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by stacking two or more integrated circuit (IC) dies to at least partially overlap and to share one or more interconnect layers that distribute power, clock and/or data-bus signals. The shared interconnect layers include interconnect segments that carry power, clock and/or data-bus signals. In some embodiments, the shared interconnect layers are higher level interconnect layers (e.g., the top interconnect layer of each IC die). In some embodiments, the stacked IC dies of the 3D circuit include first and second IC dies. The first die includes a first semiconductor substrate and a first set of interconnect layers defined above the first semiconductor substrate. Similarly, the second IC die includes a second semiconductor substrate and a second set of interconnect layers defined above the second semiconductor substrate.Type: GrantFiled: May 10, 2018Date of Patent: March 3, 2020Assignee: Xcelsis CorporationInventors: Ilyas Mohammed, Steven L. Teig, Javier DeLaCruz
-
Patent number: 10580757Abstract: Some embodiments of the invention provide a three-dimensional (3D) circuit that is formed by stacking two or more integrated circuit (IC) dies to at least partially overlap and to share one or more interconnect layers that distribute power, clock and/or data-bus signals. The shared interconnect layers include interconnect segments that carry power, clock and/or data-bus signals. In some embodiments, the shared interconnect layers are higher level interconnect layers (e.g., the top interconnect layer of each IC die). In some embodiments, the stacked IC dies of the 3D circuit include first and second IC dies. The first die includes a first semiconductor substrate and a first set of interconnect layers defined above the first semiconductor substrate. Similarly, the second IC die includes a second semiconductor substrate and a second set of interconnect layers defined above the second semiconductor substrate.Type: GrantFiled: May 10, 2018Date of Patent: March 3, 2020Assignee: Xcelsis CorporationInventors: Eric M. Nequist, Steven L. Teig, Javier DeLaCruz, Ilyas Mohammed, Laura Mirkarimi
-
Patent number: 10522352Abstract: Direct-bonded native interconnects and active base dies are provided. In a microelectronic architecture, active dies or chiplets connect to an active base die via their core-level conductors. These native interconnects provide short data paths, which forgo the overhead of standard interfaces. The system saves redistribution routing as the native interconnects couple in place. The base die may contain custom logic, allowing the attached dies to provide stock functions. The architecture can connect diverse interconnect types and chiplets from various process nodes, operating at different voltages. The base die may have state elements for drive. Functional blocks aboard the base die receive native signals from diverse chiplets, and communicate with all attached chiplets. The chiplets may share processing and memory resources of the base die. Routing blockages are minimal, improving signal quality and timing. The system can operate at dual or quad data rates.Type: GrantFiled: October 4, 2017Date of Patent: December 31, 2019Assignee: Xcelsis CorporationInventors: Javier A. Delacruz, Steven L. Teig, Shaowu Huang, William C. Plants, David Edward Fisch
-
Publication number: 20190392104Abstract: An integrated circuit and a method for designing an IC where the smallest repeatable block is selected, designed and tested to span across multiple die levels. The block is configured to be timing closed at the block level thereby reducing the overall complexity of the design and avoiding the limiting effects of the constrained EDA tools. The block may subsequently be repeated on multiple die to be stacked in an IC.Type: ApplicationFiled: June 22, 2018Publication date: December 26, 2019Applicant: Xcelsis CorporationInventors: Javier A DELACRUZ, Eric NEQUIST, Jung KO, Kenneth DUONG
-
Publication number: 20190393204Abstract: Representative implementations of devices and techniques eliminate defects in die-to-die, die-to-wafer, and wafer-to-wafer stacks. In various implementations, the devices and techniques herein disclosed geographically isolate and eliminate one or more regions in a stack that is affected by one or more defects in the stack. Die/wafer stack devices are architected to have redundancy across vertical die columns in control, signaling, and in power supplies.Type: ApplicationFiled: June 21, 2018Publication date: December 26, 2019Applicant: Xcelsis CorporationInventors: Javier A. DELACRUZ, David Edward FISCH, Pearl Po-Yee CHENG
-
Publication number: 20190393190Abstract: An integrated circuit and a method for designing an IC wherein the base or host chip is bonded to smaller chiplets via DBI technology. The bonding of chip to chiplet creates an uneven or multi-level surface of the overall chip requiring a releveling for future bonding. The uneven surface is built up with plating of bumps and subsequently releveled with various methods including planarization.Type: ApplicationFiled: June 22, 2018Publication date: December 26, 2019Applicant: Xcelsis CorporationInventors: Javier A. DELACRUZ, Belgacem HABA, Cyprian Emeka UZOH, Rajesh KATKAR, Ilyas MOHAMMED
-
Publication number: 20190280428Abstract: Configurable smart object systems with magnetic contacts and magnetic assembly are provided. Example systems implement machine learning based on neural networks that draw low power for use in smart phones, watches, drones, automobiles, and medical devices, for example. Example assemblies can be configured from pluggable, interchangeable modules that have compatible ports with magnetic electrical contacts for interconnecting and integrating functionally dissimilar sensor systems. The magnetic electrical contacts physically couple the interfaces together or to a motherboard socket while providing an electrical coupling across the coupled magnetic contacts. The magnetic electrical contacts may arrayed in a reversible configuration so that a module or plug connection is reversible. A controller may dynamically assign power, ground, and data channels to the magnetic electrical contacts on the fly as the system is configured or reconfigured.Type: ApplicationFiled: March 7, 2019Publication date: September 12, 2019Applicant: Xcelsis CorporationInventors: Belgacem HABA, Ilyas MOHAMMED, Gabriel Z. GUEVARA, Min TAO
-
Publication number: 20190280421Abstract: Configurable smart object systems with grid or frame-based connectors are provided. Example systems implement machine learning based on neural networks that draw low power for use in smart phones, watches, drones, automobiles, and medical devices, for example. Example assemblies can be configured from pluggable, interchangeable modules that have compatible ports with magnetic electrical contacts for interconnecting and integrating functionally dissimilar sensor systems. An example system has a grid of frames attachable to a motherboard, panel, appliance, or machine, capable of securing and connecting multiple modules of the smart object system to the motherboard, panel, appliance, or machine. Each frame has at least a magnet or at least a clip for physically securing the single module within each frame. Each frame also has at least an electrical contact for electrically connecting each single module to the motherboard, panel, appliance, or machine through each respective frame.Type: ApplicationFiled: March 7, 2019Publication date: September 12, 2019Applicant: Xcelsis CorporationInventors: Belgacem HABA, Ilyas MOHAMMED, Gabriel Z. GUEVARA, Min TAO
-
Publication number: 20190280408Abstract: Configurable smart object systems with grid or frame-based connectors are provided. Example systems implement machine learning based on neural networks that draw low power for use in smart phones, watches, drones, automobiles, and medical devices, for example. Example assemblies can be configured from pluggable, interchangeable modules that have compatible ports with magnetic electrical contacts for interconnecting and integrating functionally dissimilar sensor systems. An example system has a clip attachable to a substrate for securing a smart object module to the substrate, and a housing of the clip with a geometry for aligning electrical contacts of the smart object module with electrical contacts of the substrate. The clip may have a compliant layer to provide spring, resilience, or pressure to securing the smart object module to the substrate. The clip may also integrate features of a secure digital (SD) port and a universal serial bus (USB) port.Type: ApplicationFiled: March 7, 2019Publication date: September 12, 2019Applicant: Xcelsis CorporationInventors: Belgacem HABA, Ilyas MOHAMMED, Gabriel Z. GUEVARA, Min TAO