IBM Patents
The International Business Machines Corporation provides IT infrastructure and services to enterprise customers.
IBM Patents by Type- IBM Patents Granted: IBM patents that have been granted by the United States Patent and Trademark Office (USPTO).
- IBM Patent Applications: IBM patent applications that are pending before the United States Patent and Trademark Office (USPTO).
-
Patent number: 5626995Abstract: A soluble polyimide solution is applied to the color filter substrate and the TFT substrate of a liquid crystal display. The lower half of the pixels in the color filter substrate and the upper half of the pixels in the TFT substrate are dried by heating by irradiating it with a laser beam. The remaining sections are thereafter dried naturally. The pretilt angle of the molecules of the liquid crystal material in contact with the sections dried by heating with the laser beam is small and the pretilt angle of the molecules which are in contact with the section dried naturally is large, enabling the viewing angle to be widened.Type: GrantFiled: August 30, 1995Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Mayumi Teruya, Hideo Takano, Yukito Saitoh, Hiroyuki Kamiya, Masaki Hasegawa
-
Patent number: 5627817Abstract: A multiple data layer dye-based optical disk drive uses a disk with a light transmissive substrate onto which the laser light at a single wavelength is incident. The disk substrate supports at least two spatially separated data layers formed of dye material. The disk is either an air-gap structure wherein each data layer is supported on a separate substrate and the substrates are separated by an air-gap, or a solid structure wherein a solid light transmissive spacer layer separates the data layers. The invention makes use of the characteristic anomalous dispersion absorption band of certain dye materials, in which at a specific wavelength the dye material exhibits a high index of refraction and low extinction coefficient. This allows the first data layer (the one nearest the incident laser light) and intermediate data layers to exhibit both sufficient absorption when the laser is focused on those data layers and high transmissivity when the laser is focused on the last or farther data layers.Type: GrantFiled: May 8, 1995Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Hal J. Rosen, Kurt A. Rubin, Wade W.-C. Tang
-
Patent number: 5627698Abstract: An apparatus and method for recording servo information on a data storage disk disposed within a enclosed data storage system housing. A small access aperture is provided on the housing proximate the pivot axis of a rotatably mounted actuator which permits access to the actuator through the housing. A unique coupling apparatus is installed on or, alternatively, fashioned as an integral part of the actuator to facilitate engagement with a precision pivot assembly of a servo writer at a plurality of engagement locations around the actuator pivot axis. Undesirable residual positional movement of the actuator and transducers during the servo writing procedure associated with shifting or settling of bearings disposed in a bearing cartridge of the actuator rotation assembly is significantly reduced or virtually eliminated by the equal distribution and passivation of torquing forces around the actuator pivot axis.Type: GrantFiled: October 14, 1994Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventor: Sattar S. Malek
-
Patent number: 5627906Abstract: The present invention comprises an image processing system to process an array of ultrasonic scanning image data. The image processing system is capable of performing local attenuation estimations by the use of the scanned data and displaying the estimated local attenuations in clearly identifiable images whereby the results of the ultrasonic scan can be accurately and easily interpreted. The estimation process comprises the steps of macro segmentation, micro segmentation, classification, and filtering wherein various techniques of average thresholds, classification and homogenization are used to minimize measurement noises and determine the pixels within a homogeneous geometrical element.Type: GrantFiled: December 23, 1991Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventor: Eugene Walach
-
Patent number: 5627699Abstract: To provide a lubricant supply being capable of supplying adequate lubricant over a long period in a magnetic disk unit comprising a lubricant supply to reduce friction between a magnetic disk and magnetic head. A unit of the invention can supply lubricant uniformly to a magnetic disk, and easily controls supply volume. This comprises a material impregnated with lubricant having sufficient lubricant to supply over a long period, a thin film to supply predetermined lubricant to a disk surface, the film permeable by lubricant from the material impregnated with lubricant, and a clamp assembly to fix the material impregnated with lubricant and the thin film to the disk. The thin film is fixed on the disk and compressed by a compression part formed at the edge of the clamp assembly. The degree of compression controls lubricant supply to the disk.Type: GrantFiled: February 7, 1995Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Shunichiro Ota, Masayuki Kanamaru, Osaaki Watanuki
-
Patent number: 5627994Abstract: A method is provided for providing a cache architecture for a database system having a given number of request streams and a given number of pages of random access memory available for use in one or more caches. The cache architecture includes (i) an allocation of memory pages over a number of caches, and (ii) an assignment of the request streams to the caches. Given that the number of caches is less than the number of streams, the method according to the invention allocates memory pages to the caches and assigns streams to the caches so as to optimize the memory access hit ratio for a given trace of memory requests from the streams. The method includes obtaining characterization information for the request streams (mean burst sizes and cache depth distributions based on the sequence of requests in the trace), and using the characterization information to predict the hit ratios for proposed superpositions of the request streams.Type: GrantFiled: July 29, 1994Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Hanoch Levy, Robert J. T. Morris
-
Patent number: 5627588Abstract: An image is captured into a video signal by an array sensor with color stripes. The system first interprets the highest frequencies of the signal as an upper sideband of the I color component so as to double the recoverable bandwidth of color detail. From the upper sideband of the signal, the corresponding lower color sideband is predicted and its effect is then subtracted from the luminance component, from which, in turn, an image is generated. The resulting image is enhanced in sharpness and has fewer artifacts. Color may be demodulated from sensor signal and the predominant I color vector demodulated from the color carrier utilizing an asymmetric sideband filter.Type: GrantFiled: March 30, 1995Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventor: Albert D. Edgar
-
Patent number: 5627967Abstract: A front end is provided for an access controller for controlling access to a shared resource in a data processing system to contain a processed master list, in text form, of users to which access will be granted. The list of users may be edited by a simple editor or word processor. commands to the access controller are generated based upon a comparison of the processed master list and the edited master list. By storing access commands in the front end for the access controller, transparency of the access controller is provided to both users and the system authorization administrator.Type: GrantFiled: May 30, 1995Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Norman J. Dauerer, Edward E. Kelley
-
Patent number: 5627818Abstract: A magnetooptical disk recording device has a far-field detector for detecting radial position of a laser beam with respect to tracks on the disk. The far-field detector has a reference line dividing first and second photo detectors. The reference line is centered radially with respect to center lines of the tracks. The reference line is also center lengthwise to be tangentially center with respect to a tangential point on the track. The detector is adjustable both radially and tangentially. The tangential adjustment is based upon sensing two low reflective calibration marks on the disk that indicate centering the laser beam, hence the track tangent point, on the reference line. The calibration is based upon obtaining minimum noise in the detector output signal that signifies that the laser beam is centered on the length of the detector reference line. The calibration marks are in a mirror area disposed at one radial extremity of the disk.Type: GrantFiled: May 27, 1994Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Timothy S. Gardner, Delbert A. Hansen, Ronald P. Stahl
-
Patent number: 5628023Abstract: A virtual storage computer system having token controlled storage protection. The computer system includes a processor, a real storage, and a virtual storage containing a user space and a system space. A virtual storage area in the user space provides a protected view of one or more pages of memory located in the real storage. A virtual storage area in the system space provides a token-accessible view of the corresponding pages of memory. To protect the pages of memory, a user program first requests that token controlled protection be provided via the virtual address in the user space and that a corresponding user token be returned by the processor. The user program stores the user token for later use when accessing the protected pages. When the user program requests access to the protected pages, the processor matches the user token with a system token to obtain a token-accessible view in the system space of the protected pages.Type: GrantFiled: December 27, 1994Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Barbara J. Bryant, Glen E. Garrison, Danny R. Sutherland, Kenneth G. Rubsam
-
Patent number: 5626276Abstract: An ultrasonic wirebonding assembly, consisting of an actuator producing vibrations at an ultrasonic frequency and a tip transmitting such vibrations to a bonding wire atop a terminal to which the wire is to be bonded, is moved among positions on a circuit chip where wirebonding operations are to occur by means of a linkage. The linkage consists of first and second drive arms, each of which is pivoted on a single stationary shaft, a drive link pivoted on the second drive arm, and a connecting link extending between the drive link and the first drive arm, being pivoted at each end. Each arm is independently driven using a motor having a coil moving over an arcuate permanent magnet. The wirebonding assembly is driven vertically, downward in a direction of engagement with the workpiece and upward in a direction of disengagement with the workpiece, on the drive link by means of a linear motor.Type: GrantFiled: March 14, 1996Date of Patent: May 6, 1997Assignee: International Business Machines CorporationInventors: Jiann-Chang Lo, Michael Servedio
-
Patent number: 5625808Abstract: A read only storage (ROS) array holds a small set of relatively simple millicode instructions; those millicode instruction routines which are most commonly called on in executing common application workloads. The millicode read only store is implemented as a portion of hardware system area (HSA) storage. The cache control includes a register which contains hardware system area address corresponding to the read only store address. When an instruction fetch request is received by the cache control, the absolute address of the instruction fetch request is compared with the read only store address in the register in parallel with the normal cache directory lookup. If the instruction fetch request matches the read only store address, the fetch is made from the read only store independently of the directory lookup result.Type: GrantFiled: May 31, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Charles F. Webb, Mark S. Farrell, Barry W. Krumm, John S. Liptay, Jennifer S. A. Navarro, Steven B. Risch, Mark A. Check
-
Patent number: 5625589Abstract: A memory cell comprises at least three conducting layers (20) spaced apart by insulating layers (10), a first voltage application means (24) for applying a predetermined voltage between first and third conducting layers (20a, 20c) of the at least three conducting layers, no tunneling current flowing directly between the first and third conducting layers, and a second voltage application means (5) connected to a second conducting layer (20b) of at least three conducting layers, a tunneling current being able to flow between the first and second conducting layers and between the second and third conducting layers. Within these conducting layers (20), quantum-mechanical confinement of free electrons has been made.Type: GrantFiled: February 22, 1996Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventor: Yasunao Katayama
-
Patent number: 5625877Abstract: An apparatus and method for providing variable bandwidth in wireless air-link communication channels which allows a user of an end-user communicating device, e.g. a cellular phone, computer, facsimile, to request the allocation and aggregation of available air-link communication channels for the wireless transmission of messages to and from a mobile end-user communication subscriber unit, e.g. a cellular telephone or portable computer, so as to increase the speed of wireless transmission, wherein information transfer networks, channelized communication radios and microprocessors are typically employed for locating, reserving and aggregating available air-link channels and for transmitting messages between end-user communication devices, one being mobile.Type: GrantFiled: March 15, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: James M. Dunn, Edith H. Stern
-
Patent number: 5625793Abstract: A cache bypass mechanism automatically avoids caching of data for instructions whose data references, for whatever reason, exhibit low cache hit ratio. The mechanism keeps a record of an instruction's behavior in the immediate past, and this record is used to decide whether its future references should be cached or not. If an instruction is experiencing bad cache hit ratio, it is marked as non-cacheable, and its data references are made to bypass the cache. This avoids the additional penalty of unnecessarily fetching the remaining words in the line, reduces the demand on the memory bandwidth, avoids flushing the cache of useful data and, in parallel processing environments, prevents line thrashing. The cache management scheme is automatic and requires no compiler or user intervention.Type: GrantFiled: April 15, 1991Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventor: Jamshed H. Mirza
-
Patent number: 5625645Abstract: A differential pulse encoding and decoding approach for binary data transmissions, such as binary frequency shift keying (BFSK) data transmissions, for sending and recovering a serial, binary digital data stream by differentiating the pulses thereof. A method and system are disclosed for transmitting from a transmitter to a receiver a digital data signal containing a stream of binary data bits having a first high value and a second low value. At the transmitter, the digital signal is transformed into a differential signal which contains pulses corresponding to transitions between the first and second values. The digital signal is transformed into the differential signal by an encoder which can be a differentiator circuit or an RC high-pass filter circuit. If frequency spectrum is a concern, a low-pass filter can filter the output of the encoder. The differential signal is then transmitted, and received by the receiver which reconstructs the original digital signal therefrom.Type: GrantFiled: July 25, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Paul F. Greier, Lawrence S. Mok
-
Patent number: 5625615Abstract: By adjusting the advancement rate of an optical data storage medium in response to the amount of data to be written, and operating a laser with a minimum amount of write laser power level for the particular advancement rate to achieve a desired level of write effectiveness, data signals are written to the optical medium with a minimum amount of power. Where the optical medium comprises an optical disk, choosing the rate of disk rotation selectively establishes the advancement rate. Similarly, where the optical medium comprises an optical tape, choosing the rate of tape advancement from source reel to take-up reel selectively establishes the advancement rate. Preferably, the advancement rate is increased or decreased depending upon whether a greater or lesser quantity or write length of data resides in a write queue.Type: GrantFiled: December 8, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: James J. Dente, Blair I. Finkelstein, Marc E. Goldfeder, Michael T. Solan, Daniel J. Winarski
-
Patent number: 5625621Abstract: A method of automatically determining an attached device type for a multi-port LAN switch, and configuring the port based on the attached device type is provided. The method comprises setting a LAN switch port to a port mode, and determining, during a first period of time, whether an attached device is attempting to insert at the LAN switch port. If the attached device is attempting to insert during this first period of time, the method continues by configuring the LAN switch port in the port mode. If the attached device is not attempting to insert during the first period of time, the method continue by setting the LAN switch port in an adapter mode, transmitting a test frame to the attached device, and then determining, during a second period of time, whether a response frame is received from the attached device. If a response frame is received during the second period of time, the method further includes configuring the LAN switch port in the adapter mode.Type: GrantFiled: March 13, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Kenneth J. Christensen, Jack S. Chorpenning, Michael S. Siegel, Thomas E. Stammely, Norman C. Strole, Max R. Povse, Raymond L. Zeisz, Jr.
-
Patent number: 5625835Abstract: A method and apparatus for reordering memory operations in superscalar or very long instruction word (VLIW) processors is described, incorporating a mechanism that allows for arbitrary distance between reading from memory and using data loaded out-of-order, and that allows for moving load operations earlier in the execution stream. This mechanism tolerates ambiguous memory references. The mechanism executes only one additional instruction for disambiguation purposes, thus producing good performance, and integrates memory disambiguation with speculative execution of instructions. The overhead introduced is only one instruction, and the load operation can be arbitrarily moved earlier in the instruction stream. The mechanism can cope with conflicts that occur as a result of an unexpected combination of store/load instructions, can be used in a coherent multiprocessor context, and combines speculative execution with reordering of memory operations in a way which requires simple hardware support.Type: GrantFiled: May 10, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Mahmut K. Ebcioglu, David A. Luick, Jaime H. Moreno, Gabriel M. Silberman, Philip B. Winterfield
-
Patent number: 5625508Abstract: A method and apparatus are provided for servo demodulation in a direct access storage device. A readback signal is sensed from at least one disk surface and locations of positive and negative peaks in the sensed readback signal are detected for providing a detected peak signal. A square wave signal having a period variable with distance between detected locations of positive and negative peaks is generated using the detected peak signal and applied to a servo demodulator in the direct access storage device.Type: GrantFiled: June 16, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Dana H. Brown, Hal H. Ottesen, Gordon J. Smith
-
Patent number: 5625832Abstract: A distributed control method and distributed processing system to decrease data communication overhead and to execute a program efficiently. One of processors at which data arrives in a multiprocessing system is selected by a polling process (310 to 312). All data which arrives at the selected processor is received therefrom to fill a control table of sending and receiving data and a control table of calculation sets with marks for indicating the completion of data receipt (314 to 316). Data to be sent is sent so that the control table of sending and receiving data is marked to indicate the completion of data sending (318 to 320). If data has not yet arrived during polling, required data is sent to all processors (322). The execution of actual calculations using array processes is effected by using calculation sets such that the control table of calculation sets is marked indicating the completion of calculation.Type: GrantFiled: February 14, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Gyo Ohsawa, Hideaki Komatsu
-
Patent number: 5625820Abstract: System control over the logging of objects in order to meet the user specified recovery requirements. Under the fixed recovery time environment, the user chooses a length of time to be spent on object recovery, and the system dynamically manages the logging of objects to meet this time. The shorter the time the user chooses, the more objects the system will log, and the more performance degradation there will be as a result of the logging at run-time. The user may partition storage into Auxiliary Storage Pools (ASPs), which are groups of non-volatile storage, and then specify the recovery time on a per ASP basis. Under the minimal impact environment, the system dynamically manages the objects to be logged such that the object logging has a minimal impact on run-time performance.Type: GrantFiled: July 3, 1996Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: David L. Hermsmeier, Gary R. Ricard, John J. Vriezen, Larry W. Youngren
-
Patent number: 5625821Abstract: A computer operating system manages events defined by an application program or another part of the operating system. Each event definition includes one or more attributes of the event which controls some operating system responses to an occurrence of the event. After an occurrence of a defined event, an application program or another part of the operating system signals an event manager. The event manager reads the corresponding event definition to determine a mode of operating the signaller of the event or a process associated with the event signaller. The operating modes include a synchronous mode whereby the event signaller or the associated process should suspend processing until the event is handled, and an asynchronous mode whereby the event signaller or associated processor can continue processing while the event is being handled. After reading the event definition, the event manager advises the event signaller whether to proceed synchronously or asynchonously.Type: GrantFiled: August 12, 1991Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Stephen E. Record, Ann M. Shepherd, Steven S. Shultz
-
Patent number: 5625840Abstract: A programmable external storage control apparatus, including a buffer for temporarily storing data to be transferred between a host and an external storage, which stores a program for controlling data transfer between the host and the external storage and controls the data transfer between the host and the external storage by reading the data transfer control program from the buffer and executing it. The apparatus further includes a microprocessor that responds to a command from the host by starting the control of the data transfer by reading the data transfer control program. The microprocessor includes a memory for storing the data transfer control program in addition to other programs to be executed by the microprocessor. The microprocessor loads the data transfer control program from the memory into the buffer at the time of initialization. This allows the microprocessor to do other jobs such as servo control while the data transfer control program is executed.Type: GrantFiled: April 13, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Tsutomu Numata, Yuji Kigami, Tatsuya Sakai, Kenji Shimizu
-
Patent number: 5625631Abstract: A multi-chip-module (MCM) architecture allows direct access to a chip with minimum cost in space, yield, and signal delay. A first chip of the MCM is connected to a second chip via corresponding I/Os, but only the first chip has I/Os are directly accessible off the MCM. A coupling circuit, responsive to a control signal, which passes signals in the directly accessible I/Os of the first chip to the I/Os of the second chip.Type: GrantFiled: April 26, 1996Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Jeffrey S. Zimmerman, George W. Rohrbaugh, III
-
Patent number: 5625512Abstract: An air bearing slider for a data storage system including a novel deflection apparatus disposed on the air bearing surface, and a method of fabricating same are disclosed. The air bearing surface of the slider preferably includes a transducer element mounting location biased toward a trailing edge of the slider, and a deflection apparatus disposed proximate the transducer element mounting location and biased toward a leading edge of the slider. Contact between the deflection apparatus and an asperity or disk obstruction prevents damage to a transducer element mounted at the transducer element mounting location. In one embodiment, the deflection protrusion is preferably configured to include a sloping leading edge or, alternatively, comprises a plurality of deflection ridges that generally define a sloping leading edge.Type: GrantFiled: March 21, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventor: Gordon J. Smith
-
Patent number: 5625811Abstract: A method and system are provided for partitioning a database and for balancing the processing load among processing nodes in a data processing system. A database partition is stored at each node and a logical owner node is assigned to each partition. The logical owner becomes responsible for all database requests related to the corresponding partition. Techniques for optimally assigning logical owners to all partitions in a system are provided and are responsive to parameters such as the load at each node, the combined load of the system, and the total number of assignments allowed. Techniques are also provided to accomplish the transfer of partition ownership between processing nodes when multiple transactions related to the partition are simultaneously occurring.Type: GrantFiled: October 31, 1994Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Anupam K. Bhide, Daniel M. Dias, Ambuj Goyal, Francis N. Parr, Joel L. Wolf
-
Patent number: 5623758Abstract: A head suspension assembly for use in a disk drive having a load and unload ramp, the head suspension assembly including a load beam, a cover having a load and unload tang, a coating sandwiched between the cover and the load beam, and a head lead wire extending through the coating. In a preferred embodiment, the coating is a visco-elastic thermoplastic adhesive and the cover is a constraining material; whereby the cover is adhered to the load beam and undesired vibrations of the head suspension assembly are dampened. In a method of fabricating the head suspension assembly, the cover is placed over the load beam after the coating is applied and after the head lead wire is strung over the load beam, and then the cover is adhered to the load beam by heating the coating, preferably by placing a heated platen over the cover.Type: GrantFiled: May 12, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: William W. Brooks, Jr., Jeffrey B. Brown, Jerome T. Coffey, Donald J. Wanek
-
Patent number: 5625692Abstract: A proactive threshold secret sharing cryptosystem using a set of servers. The cryptosystem is a threshold cryptosystem, in the sense that service is maintained if at least (k+1) out of n servers are active and honest. The secret signature key is compromised only if the adversary breaks into at least (k+1) servers. It is robust in the sense that the honest servers detect faulty ones and the service is not disrupted. It is recoverable, because if the adversary erases all the local information on the server it compromised, the information can be restored as soon as the server comes back to performing the correct protocol. The method and system has proactiveness, which means that in order to learn the secret, the adversary has to break into (k+1) servers during the same round of the algorithm because the shares of the secret are periodically redistributed and rerandomized. The present invention uses a verifiable secret sharing mechanism to get the security requirements during the update between two rounds.Type: GrantFiled: January 23, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Amir Herzberg, Stanislaw M. Jarecki, Hugo M. Krawczyk, Marcel M. Yung
-
Patent number: 5625775Abstract: The present invention includes an apparatus for providing communications between two data processing systems. The present invention includes a first data processing system, a second data processing system, and a communications line connecting the first and second data processing systems. Also included is a first interface located on the first data processing system and a second interface located on the second data processing system, wherein the first interface includes means for establishing a connection between the first and second interfaces, means for establishing a session for each application on the first data processing system requiring communication with an application on the second data processing system and wherein the first and second interfaces includes means for controlling communication between the applications having an established session.Type: GrantFiled: June 13, 1994Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Robert A. Davis, Steven A. Keller
-
Patent number: 5625298Abstract: This discloses a probe structure which does not rely on cantilevered wire and which has improved and controlled contact pressure between the probe contacts and the I/O pads on a semi-conductor chip and which comprises a plurality of conductive contact electrodes, electrically coupled to respective leads, formed, on a film stretched across a respective plurality of cavities established in a substrate. The cavities and the contact electrodes are aligned to one another and both positionally match selected I/O pads existing on a semi-conductor chip to be probed.Also disclosed is a probe utilizing a cantilevered, metalized oxide tongue extending across a cavity.Type: GrantFiled: October 12, 1994Date of Patent: April 29, 1997Assignee: International Business Machines Corp.Inventors: Toshiki Hirano, Atsuo Kimura, Shinichiro Mori
-
Patent number: 5624869Abstract: A method and a device directed to the same, for stabilizing cobalt di-silicide/single crystal silicon, amorphous silicon, polycrystalline silicon, germanide/crystalline germanium, polycrystalline germanium structures or other semiconductor material structures so that high temperature processing steps (above 750.degree. C.) do not degrade the structural quality of the cobalt di-silicide/silicon structure. The steps of the method include forming a di-silicide or germanide by either reacting cobalt with the substrate material and/or the codeposition of the di-silicide or germanide on a substrate, adding a selective element, either platinum or nitrogen, into the cobalt and forming the di-silicide or germanide by a standard annealing treatment. Alternatively, the cobalt di-silicide or cobalt germanide can be formed after the formation of the di-silicide or germanide respectively. As a result, the upper limit of the annealing temperature at which the di-silicide or germanide will structurally degrade is increased.Type: GrantFiled: April 13, 1994Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Paul D. Agnello, Cyril Cabral, Jr., Lawrence A. Clevenger, Matthew W. Copel, Francois M. d'Heurle, Qi-Zhong Hong
-
Patent number: 5624479Abstract: A process for depositing catalytically active platinum metal layers from an ionogenic, acidic, platinum metal ions-containing solution which further contains sulfonic acid. This activation leads to more uniform catalyst layers with greater surfaces which are catalytically more efficient. The process according to the invention can be implemented in any chemical process utilizing platinum metal catalysts, e.g. chemical synthesis, environment applications or metallization of surfaces.Type: GrantFiled: May 17, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Juergen Boecker, Michael Butz, Alfred Frey, Petra Hofmeister, Hans D. Schmidt
-
Patent number: 5625579Abstract: A system and method for simulating a mechanistic kinetic process, such as a chemical process including one or more chemical reactions, over a predetermined time period is provided. The simulation proceeds stochastically, by taking discrete time steps through the time period, and performing events (i.e., chemical reactions), based on the relationship between their probabilities of occurrence and the time steps taken. The system and method of the invention include means or method steps for detecting equilibrium conditions, in which a reaction moves forward and backward with a reaction probability which is high, relative to the probabilities of other reactions being simulated. When a reaction in equilibrium is detected, a probability calculation is made, based on the non-equilibrium reactions being simulated. Time steps are made, and events are simulated, based only on the non-equilibrium reactions.Type: GrantFiled: May 10, 1994Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: William D. Hinsberg, III, Frances A. Houle
-
Patent number: 5625511Abstract: A spindle motor shaft having variable geometrical features for adjusting the torsion mode frequency of the shaft/stator assembly. The variable geometric features allow the torsion mode frequency to be tuned away from the driving force frequency of the motor. Variable geometrical features for the shaft may include circumferential grooves, radial slots cut through the shaft, or transverse holes disposed along the axis of the shaft. The radial slots have a longitudinal axis that is parallel to the axis of the shaft. Where circumferential grooves are used, the circumferential grooves may be designed to form a locator region along the shaft axis to promote axial alignment of the shaft and stator. Thermal track-misregistration (TMR) or screw torque problems are not introduced in the process of reducing or eliminating the acoustic problem thereby establishing a torsion mode frequency which is not subject to change due to temperature or time.Type: GrantFiled: January 11, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Peter E. Brooks, Gregory M. Frees, Daniel R. Stacer
-
Patent number: 5625787Abstract: A mechanism which manages variable length instructions in cache is comprised of three cooperating elements designed to optimize self modifying code and anticipate next instructions for branch operand management. A content addressable memory (CAM) stores addresses of lines which have been accessed for instruction fetching. In a system having modifiable instruction stream (i.e., store to instruction stream), when the CAM matches, the system must retire certain instructions, flush instructions and then fetch the modified instruction stream. Boundary identification logic examines a field in each cache byte to determine the nature of the byte. This field is initially cleared at the time the cache line is loaded and filled with the line is fetched. An anticipation buffer designed to minimize the circuitry necessary for fetches across cache lines is loaded with sequentially anticipated prefetched instructions from the cache. These anticipated instructions can then be concatenated by a fetch aligner.Type: GrantFiled: May 12, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Stephen W. Mahin, Stephen M. Conor, Stephen J. Ciavaglia, Lyman H. Moulton, III, Stephen E. Rich, Paul D. Kartschoke
-
Patent number: 5625781Abstract: A uniquely programmed computer system, computer-implemented method, and computer readable memory embodying computer-readable detail logic direct a computer system to create a temporary list of links. The present invention creates the list of links without having to first open/visit the corresponding site to each link in the list or having to manually enter the name and address of the sites. The method includes placing the computer system in an itinerary mode, wherein the links lose their original function of opening/visiting the corresponding site when selected. The method includes displaying the list on a first portion of the display. The method includes selecting from a second portion of the display at least one link to be placed in the list. The method includes opening/visiting and displaying the site corresponding to the selected link on the second portion of the display in response to a selection of at least one link placed in the list.Type: GrantFiled: October 31, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Troy L. Cline, Ricky L. Poston, Jon H. Werner
-
Patent number: 5625789Abstract: An apparatus performs source operand dependency analysis, perform register renaming and provide rapid pipeline recovery for a microprocessor capable of issuing and executing multiple instructions out-of-order in a single machine cycle. The apparatus first provides an enhanced means for rapid pipeline recovery due to a mispredicted branch or other store/load conflict or unsupported store/load forward circumstances. Second, the apparatus provides an improved instruction scheduling means wherein the oldest instructions that have all of their dependencies resolved are executed first. Third, the apparatus provides a means for enabling any execution or memory access instruction to execute out-of-order. Fourth, the apparatus provides a means for handling precise recovery of interrupts when processing instructions in out-of-order sequence.Type: GrantFiled: October 24, 1994Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: James H. Hesson, Jay LeBlanc, Stephen J. Ciavaglia, Walter T. Esling, Pamela A. Wilcox
-
Patent number: 5624845Abstract: An assembly suitable for identifying a code sequence of a biomolecule. The assembly includes means comprising a near-field probe for generating a super-resolution chemical analysis of the portion of a biomolecule; and means for correlating the super-resolution chemical analysis of the portion of the biomolecule with a broad spectral content of a referent biomolecule, for generating a code sequencing of the portion of the biomolecule.Type: GrantFiled: March 16, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Hemantha K. Wickramasinghe, Frederic Zenhausern
-
Patent number: 5625302Abstract: A truc/complement receiver driver circuit in which the input signals may be applied prior to a sysnchronous clock signal. The input signals are sensed and latched to generate complementary output signals. The generation of the output signals causes the receiver portion of the circuit to be automatically reset for the next cycle. The leading edge of the systemclock causes the circuit outputs to reset and enables the receiver circuit to be enabled for the next cycle. Multiplexed input receiver circuits allow the circuit to respond to a plurality of input signal sources.Type: GrantFiled: February 8, 1996Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: James J. Covino, Jose R. Sousa
-
Patent number: 5625020Abstract: The present invention relates to an improved chemically amplified photoresist composition comprising (i) a photosensitive acid generator and (ii) a polymer comprising the reaction product of hydroxystyrene with acrylate, methacrylate or a mixture of acrylate and methacrylate.Type: GrantFiled: December 13, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Gregory Breyta, Christopher J. Knors, Hiroshi Ito, Ratnam Sooriyakumaran
-
Patent number: 5625804Abstract: In a multiprocessing system, data which is stored on an external storage media and shared by a plurality of processors is converted from an old format to a new format without bringing the multiprocessing system down. One processor at a time is provided the capability to view the data in the new format, while the other processors view the data in the old format. After all of the processors are capable of viewing the data in the new format, the data is converted from the old format to the new format and the data in the new format is stored on the external storage media. If for some reason the new format turns out to be unacceptable, procedures are also in place for falling back to the old format without disrupting system availability.Type: GrantFiled: April 17, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Ronald C. Cooper, Bryan A. Foley, George E. Graffius, III, Leslie F. Sutton
-
Patent number: 5625830Abstract: This disclosure sets forth the use of input 2-bit encoders to form an encoder network capable of handling any number of encoder inputs by using the VALID output of each input 2-bit encoder as a data input to a later stage encoder and to select 2-way selector circuits using the code outputs of the input 2-bit encoders for selection of highest match.This is accomplished through the use of first and second input 2.sup.n encoders, the first being provided with the 2.sup.n high order inputs and the second being supplied with the 2.sup.n low order inputs and the outputs of the input encoders being coupled to a single 2-input encoder and n 2-way selectors to provide an encoder network with fewer circuits and better performance due to fewer stages of delay.If the number of desired inputs to the network is less than 2.sup.n but greater than 2.sup.n-1, known logic reduction techniques may be applied to the next higher 2.sup.n input encoder network to implement the desired 2.sup.n-1 encoder network.Type: GrantFiled: August 12, 1994Date of Patent: April 29, 1997Assignee: International Business Machines Corp.Inventors: Kenneth S. Gray, Steven F. Oakland
-
Patent number: 5625836Abstract: A parallel array processor for massively parallel applications is formed with low power CMOS with DRAM processing while incorporating processing elements on a single chip. Eight processors on a single chip have their own associated processing element, significant memory, and I/O and are interconnected with a hypercube based, but modified, topology. These nodes are then interconnected, either by a hypercube, modified hypercube, or ring, or ring within ring network topology. Conventional microprocessor MMPs consume pins and time going to memory. The new architecture merges processor and memory with multiple PMEs (eight 16 bit processors with 32K and I/O) in DRAM and has no memory access delays and uses all the pins for networking. The chip can be a single node of a fine-grained parallel processor. Each chip will have eight 16 bit processors, each processor providing 5 MIPs performance. I/O has three internal ports and one external port shared by the plural processors on the chip.Type: GrantFiled: June 2, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Thomas N. Barker, Clive A. Collins, Michael C. Dapp, James W. Dieffenderfer, Donald M. Lesmeister, Richard E. Nier, Eric E. Retter, Robert R. Richardson, Vincent J. Smoral
-
Patent number: 5625510Abstract: A high torsional stiffness low axial deflection stiffness flexible drive shaft apparatus is provided for driving a magnetic tape cassette and includes a drive shaft having opposite ends, a device for engaging the magnetic tape cassette and a pair of flexible diaphragms. A device is connected to one of the drive shaft ends, one of the flexible diaphragms, and is connectable to a motor for transmitting torsional force from the motor to the drive shaft via the flexible diaphragm. Another device is connected to the other end of the drive shaft, the other flexible diaphragm and the tape cassette engaging device for transmitting torsional force from the drive shaft to the engaging device via the other flexible diaphragm.Type: GrantFiled: June 7, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Thomas R. Albrecht, James H. Eaton
-
Patent number: 5625845Abstract: A data processing system is provided for executing multimedia applications which interface with multimedia end devices that consume or produce at least one of (a) real-time and (b) asynchronous streamed data. The data processing system includes a central processing unit for data processing operations including execution of the multimedia application, a digital signal processor for processing data including the streamed data, and a plurality of modular components which cooperate to provide a substantially open architecture.Type: GrantFiled: October 13, 1992Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Gary G. Allran, Donald E. Carmon, Fetchi Chen, Jose A. Eduartez, Charles R. Knox, William W. Lawton, Llewellyn B. Marshall, Nathan A. Mitchell, Malcolm S. Ware, Raymond W. Weeks, Yoav Medan, Uzi Shvadron
-
Patent number: 5625609Abstract: A multiple data layer optical disk drive system has fixed aberration correction and uses a disk with maximum interlayer spacing for reduced interlayer crosstalk. In one embodiment the multiple data layer disk has a substrate with a thickness that is reduced by approximately one-half the thickness of the spacer layer that separates the first and last data layers. The disk is designed to operate with a lens that has spherical aberration correction to compensate for the thickness of a conventional single data layer disk. This allows the disk drive to handle multiple data layer disks as well as to be backward compatible and thus handle conventional single data layer disks. The thickness of the substrate material plus one-half the thickness of the spacer layer material (which may have a different index of refraction than the substrate material) is equivalent, for purposes of spherical aberration correction, to the thickness of the substrate material used in the conventional single data layer disk.Type: GrantFiled: March 13, 1995Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Milton R. Latta, Hal J. Rosen, Kurt A. Rubin, Wade Wai-Chung Tang
-
Patent number: 5625841Abstract: The invention relates to a method and apparatus for the maintenance of a data processing system. A topology map of the physical connections of direct access storage devices of storage subsystems is created. This map enables the system to keep track of the physical configuration of DASDs and their control units, especially in the case of interconnected processor complexes. According to an embodiment of the invention, the topology map also includes desired status data and other information data about the DASDs. This data is used in the monitoring of the DASDs to determine deviations from desired operating characteristics.Type: GrantFiled: April 20, 1994Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: John Dawkins, Gary G. Wooding, Robert W. Baird, Richard A. Moore
-
Patent number: 5625506Abstract: A method and apparatus are provided for maintaining file readback performance compensating for readback errors caused by head/disk interaction used with a data detection channel in a direct access storage device. A readback signal is sensed from at least one disk surface and a data channel error rate is detected responsive to the readback signal. The detected data channel error rate is compared with a first predetermined threshold value and a gain of a phase lock loop (PLL) in the peak data detection channel is optimized responsive to an identified data channel error rate with a first predetermined threshold value. The PLL gain is adjusted until a lowest error rate is detected. A failure warning for the direct access storage device is provided to a user when the detected PLL gain is greater than a predefined loop gain value.Type: GrantFiled: May 1, 1996Date of Patent: April 29, 1997Assignee: International Business Machines CorporationInventors: Moris M. Dovek, Gordon J. Smith, Jaquelin K. Spong
-
Patent number: 5625280Abstract: An on-chip voltage regulator circuit isolates the chip circuitry from spurious signals and electrostatic discharge (ESD) of peripheral circuitry. A bypass function for the regulator circuit is initiated on detection of the onset of an over voltage condition. In one implementation, a MOSFET is used to (1) initiate a parallel current path from Vcc to Vdd and (2) bypass the regulator to establish a continuous current path from the ESD diode to the Vcc to the Vdd power grid. The circuit addresses level shifting and uses an RC triggering technique.Type: GrantFiled: October 30, 1995Date of Patent: April 29, 1997Assignee: International Business Machines Corp.Inventor: Steven H. Voldman