Patents Examined by Antonio Crite
-
Patent number: 10103056Abstract: A method of depositing a metal seed for performing bottom-up gapfill of features of a substrate includes providing a substrate including a plurality of features; flowing a dilute metal precursor solution into the features, wherein the dilute metal precursor solution includes a metal precursor and a dilution liquid; evaporating the dilution liquid to locate the metal precursor at bottoms of the plurality of features; exposing the substrate to a plasma treatment to reduce the metal precursor to at least one of a metal or a metal alloy and to form a seed layer; performing a heat treatment on the substrate; and using a selective gapfill process to fill the features with a transition metal in contact with the seed layer.Type: GrantFiled: March 8, 2017Date of Patent: October 16, 2018Assignee: LAM RESEARCH CORPORATIONInventors: Samantha Tan, Boris Volosskiy, Taeseung Kim, Praveen Nalla, Novy Tjokro, Artur Kolics
-
Patent number: 10090278Abstract: A semiconductor package includes a plurality of semiconductor chips on a substrate. The semiconductor chips include a first semiconductor chip, a second semiconductor chip, and a third semiconductor chip that are sequentially stacked on the substrate. The semiconductor package further includes a plurality of non-conductive layers between the substrate and the first semiconductor chip and between adjacent semiconductor chips among the semiconductor chips. The semiconductor chips include smaller widths as a distance from the substrate increases. Each of the non-conductive layers includes an extension protruding outward from a side surface of an overlying one of the semiconductor chips.Type: GrantFiled: December 29, 2016Date of Patent: October 2, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Sick Park, Geol Nam, Tae Hong Min, Jihwan Hwang
-
Patent number: 10074785Abstract: A light-emitting device includes a support body having a wiring pattern; a light-emitting element mounted on the wiring pattern and having a planar shape that is approximately a regular hexagon; and a light transmissive member including: an approximately semispherical lens portion covering the light-emitting element, and a flange portion disposed around a periphery of the lens portion.Type: GrantFiled: November 18, 2016Date of Patent: September 11, 2018Assignee: NICHIA CORPORATIONInventor: Eiji Tokunaga
-
Patent number: 10069012Abstract: A pixel array substrate including a substrate having at least one via, at least one conductor disposed in the at least one via, pixel units, scan lines electrically connected to the pixel units, at least one shift register and at least one bus line is provided. The pixel units, the scan lines and the at least one shift register are disposed on a first surface of the substrate. The at least one shift register is used to transmit a first gate signal to the corresponding scan lines. The at least one bus line is disposed on a second surface of the substrate. The at least one bus line is electrically connected to the at least one shift register by the at least one conductor.Type: GrantFiled: January 3, 2017Date of Patent: September 4, 2018Assignee: Au Optronics CorporationInventors: Wei-Min Cho, Yu-Sheng Huang, Chia-Wei Chen
-
Patent number: 10062632Abstract: A semiconductor device includes a base plate, a case, a power semiconductor element, and a control semiconductor element. Case is provided on base plate. Power semiconductor element is disposed over base plate in case. Control semiconductor element is disposed in case. Case has an opening formed therein opposite to base plate. The semiconductor device further includes a cover to close opening in case. Cover has a hole formed in at least a portion of a region overlapping control semiconductor element in plan view.Type: GrantFiled: December 21, 2016Date of Patent: August 28, 2018Assignee: Mitsubishi Electric CorporationInventors: Haruhiko Murakami, Rei Yoneyama, Yoshitaka Kimura, Takayuki Shirahama
-
Patent number: 10032855Abstract: A pattern is defined in a dielectric layer. The dielectric layer includes a low-k dielectric region and a high-k dielectric region. The high-k dielectric region includes a phase change material which is an alloy of tantalum and nitrogen and is a high-k insulator in a deposited state. The pattern includes a first set of features in the low-k dielectric region and a second set of features in the high-k dielectric region. A surface treatment process is performed on the phase change layer to produce a top surface layer having electrically conductive properties. A metal layer is deposited in the first and second set of features. Thus, a set of conductive lines is formed in the low-k dielectric region and a metal insulator metal capacitor in the high-k dielectric region.Type: GrantFiled: January 5, 2017Date of Patent: July 24, 2018Assignee: International Business Machines CorporationInventor: Chih-Chao Yang
-
Patent number: 10008558Abstract: A method for fabricating an advanced metal insulator metal capacitor structure includes providing a pattern in a dielectric layer. The pattern includes a set of features in the dielectric layer. A first metal layer is deposited in the set of features in the dielectric layer. A phase change material layer is deposited over the metal layer in the set of features in the dielectric layer. The phase change material is an alloy of tantalum and nitrogen and is an insulator in a deposited state. A surface treatment process is performed on the phase change layer to produce a top surface layer having electrically conductive properties. A second metal layer is deposited on the top surface layer of the phase change layer. In another aspect of the invention, a device is produced using the method.Type: GrantFiled: January 5, 2017Date of Patent: June 26, 2018Assignee: International Business Machines CorporationInventor: Chih-Chao Yang
-
Patent number: 9991209Abstract: A method of fabricating an electrical guard structure for providing signal isolation is provided. The method includes providing a substrate having a mounting surface comprising a first area for hosting at least one electronic component. The method further comprises synthesizing a plurality of thread-like structures over the substrate to collectively form one or more electrically conductive projections extending transverse to the mounting surface. The one or more electrically conductive projections include one or more wall-like structures which are elongate parallel to the mounting surface. The electrically conductive projections can be transferred to another surface such as a major surface of a second substrate. There are further provided a support structure and a guard structure having the wall-like electrically conductive projections which are electrically grounded when in use to provide signal isolation.Type: GrantFiled: October 7, 2014Date of Patent: June 5, 2018Inventors: Dunlin Tan, Jong Jen Yu, David Hee, Beng Kang Tay, Dominique Baillargeat
-
Patent number: 9978641Abstract: A method for forming a semiconductor structure includes providing a semiconductor substrate; forming a plurality of fins on the semiconductor substrate; forming a plurality of gate structures on the plurality of fins and sidewall spacers on side surfaces of the gate structures; forming a first dielectric layer on the semiconductor substrate; recessing the gate structures to form a plurality of trenches on top surfaces of the gate structures; forming a mask material layer filling the trenches and on the first dielectric layer; forming a protective layer on the top surfaces of the remaining gate structures and a mask layer on a portion of the first dielectric layer between adjacent gate structures by etching the mask material layer; forming contact through-holes in the first dielectric layer between adjacent gates structure at both sides of the mask layer; and forming a metal contact via in each of the contact through-holes.Type: GrantFiled: March 3, 2016Date of Patent: May 22, 2018Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventors: Chenglong Zhang, Haiyang Zhang
-
Patent number: 9971214Abstract: A manufacturing method of an array substrate structure is disclosed, in which after a common electrode is formed, a reduction resistant layer is first formed on the common electrode before deposition of a second insulation layer in order to prevent the film quality of the common electrode from being affected by a reductive atmosphere generated in a process of directly depositing the second insulation layer on the common electrode thereby reducing the influence on the transmittal of the common electrode caused by the deposition of the second insulation layer on the common electrode and providing the common electrode with increased transmittal and enhancing displaying performance.Type: GrantFiled: September 4, 2017Date of Patent: May 15, 2018Assignees: SHENZHEN CHINA STAR OPTOELECTRONIC TECHNOLOGY CO., LTD., WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Xiaojiang Yu, Haibo Du
-
Patent number: 9966499Abstract: A method for manufacturing a light emitting diode structure uses a removable prefilled layer to attach the flip-type chip on a temporary substrate. A growth substrate of the flip-type chip is removed by laser lift-off, and then the light emitting diode structure is attached to a transparent support body. Lastly, the temporary substrate and the prefilled layer are removed.Type: GrantFiled: November 21, 2016Date of Patent: May 8, 2018Assignees: LITE-ON OPTO TECHNOLOGY (CHANGZHOU) CO., LTD., LITE-ON TECHNOLOGY CORPORATIONInventors: I-Chen Chien, Shih-Chang Hsu
-
Patent number: 9966331Abstract: The wiring substrate includes an insulation layer that includes a lower surface, an upper surface, and an intermediate surface located between the lower surface and the upper surface. A first wiring layer is formed on the lower surface of the insulation layer. A second wiring layer is formed on the intermediate surface of the insulation layer. A recess is formed in the upper surface of the insulation layer. The recess overlaps, in a plan view, a first through hole that extends through the insulation layer. The first through hole is filled with a via wiring, which is formed integrally with the first wiring layer. A bump is formed integrally with the via wiring and projected into the recess. An upper end surface of the bump is located above an upper surface of the second wiring layer.Type: GrantFiled: February 29, 2016Date of Patent: May 8, 2018Assignee: Shinko Electric Industries Co., Ltd.Inventors: Takayuki Ota, Hiroharu Yanagisawa, Katsuya Fukase
-
Patent number: 9966330Abstract: In one embodiment, a stack die package can include a lead frame and a first die including a gate and a source that are located on a first surface of the first die and a drain that is located on a second surface of the first die that is opposite the first surface. The gate and source are flip chip coupled to the lead frame. The stack die package can include a second die including a gate and a drain that are located on a first surface of the second die and a source that is located on a second surface of the second die that is opposite the first surface. The source of the second die is facing the drain of the first die.Type: GrantFiled: March 14, 2013Date of Patent: May 8, 2018Assignee: Vishay-SiliconixInventors: Kyle Terrill, Frank Kuo, Sen Mao
-
Patent number: 9958719Abstract: According to one embodiment, a display device includes an insulating substrate, a first insulating film, a second insulating film, a third insulating film, a fourth insulating film, a fifth insulating film, a sixth insulating film, a color filter layer, a semiconductor layer disposed between the second insulating film and the third insulating film, and a gate electrode disposed between the third insulating film and the fourth insulating film, wherein the first, fourth, and sixth insulating films are formed of a silicon nitride, and the second, third, and fifth insulating films are formed of a silicon oxide.Type: GrantFiled: January 3, 2017Date of Patent: May 1, 2018Assignee: Japan Display Inc.Inventors: Yuki Matsuura, Osamu Itou
-
Patent number: 9947769Abstract: Structures for spacers in a device structure for a field-effect transistor and methods for forming spacers in a device structure for a field-effect transistor. A first spacer is located adjacent to a vertical sidewall of a gate electrode, a second spacer is located between the first spacer and the vertical sidewall of the gate electrode, and a third spacer is located between the second spacer and the vertical sidewall of the gate electrode. The first spacer has a higher dielectric constant than the second spacer. The first spacer has a higher dielectric constant than the third spacer. The third spacer has a lower dielectric constant than the second spacer.Type: GrantFiled: November 29, 2016Date of Patent: April 17, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Tao Han, Zhenyu Hu, Jinping Liu, Hsien-Ching Lo, Jianwei Peng
-
Patent number: 9941171Abstract: A method for fabricating a semiconductor device including: forming a block layer above a well region of a first doping type in a semiconductor substrate, wherein the block layer has an opening for defining a first region in an upper part of the well region and has sidewalls at sides of the opening; implanting dopants of a second doping type into the well region through the opening of the block layer to form the first region; implanting dopants of the first doping type into the first region in the manner of large-angle-tilt dopants implantation to form a second region for a first transistor, and to form a third region for a second transistor; and forming, for both of the first transistor and the second transistor, a fourth region between the second region and the third region.Type: GrantFiled: November 18, 2016Date of Patent: April 10, 2018Assignee: Monolithic Power Systems, Inc.Inventors: Ji-Hyoung Yoo, Joel M. McGregor, Eric K. Braun
-
Patent number: 9935176Abstract: A method for fabricating a LDMOS device in a well region of a semiconductor substrate, including: etching a polysilicon layer above the well region through a window for a body region; and forming spacers at side walls of the polysilicon layer, to define positions of source regions in the well region.Type: GrantFiled: November 18, 2016Date of Patent: April 3, 2018Assignee: Monolithic Power Systems, Inc.Inventors: Ji-Hyoung Yoo, Zeqiang Yao, Deming Xiao
-
Patent number: 9917042Abstract: A dielectric element has a plurality of contacts at a first surface and a plurality of first traces coupled thereto which extend in directions parallel to the first surface. A circuit structure made of a plurality of dielectric layers and electrically conductive features thereon includes a plurality of bumps at a first surface which face the contacts of the dielectric element and are joined thereto. Circuit structure contacts at a second surface opposite the first surface are electrically coupled with the bumps through second traces on the circuit structure, the circuit structure contacts configured for connection with a plurality of element contacts of each of a plurality of microelectronic elements, wherein the microelectronic elements can be assembled therewith such that element contacts thereof face and are joined with the circuit structure contacts.Type: GrantFiled: May 5, 2016Date of Patent: March 13, 2018Assignee: Invensas CorporationInventors: Belgacem Haba, Sean Moran
-
Patent number: 9896331Abstract: Method for encapsulating a microelectronic device, comprising the following steps: producing a sacrificial portion covering the device; producing a cover covering the sacrificial portion, comprising two superimposed layers of separate materials and having different residual stresses and/or coefficients of thermal expansion; etching, through the cover, of a trench of which the pattern comprises a curve and/or two straight non-parallel segments; etching of the sacrificial portion through the trench; depositing a sealing material on the trench; in which, during the etching of the sacrificial portion, a portion of the cover defined by the trench deforms under the effect of a mechanical stress generated by the residual stresses and/or a thermal expansion of the layers of the cover and increases the dimensions of the trench, this stress being eliminated before the sealing of the trench.Type: GrantFiled: November 21, 2016Date of Patent: February 20, 2018Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Jean-Louis Pornin, Xavier Baillin
-
Patent number: 9893097Abstract: An LTPS array substrate and a method for producing the same are proposed. The method includes: forming a gate of a thin-film transistor (TFT) of the LTPS array substrate on a substrate; forming a first insulating layer, a semiconductor layer, and a positive photoresist layer on the substrate one by one; exposing one side of the substrate on the opposite side of the gate for forming a polycrystalline silicon layer; forming a second insulating layer on the substrate of the polycrystalline silicon layer; forming a source and a drain of the TFT on the second insulating layer so that the source and the drain is electrically connected to the polycrystalline silicon layer via a contact hole. The use of masks in types and in numbers in the LTPS technology will be reduced. So, both of the processes and the production costs are reduced.Type: GrantFiled: June 17, 2015Date of Patent: February 13, 2018Assignees: Shenzhen China Star Optoelectronics Technology Co., Ltd., Wuhan China Star Optoelectronics Technology Co., LtdInventors: Cong Wang, Peng Du