Patents Examined by Brian Ngo
-
Patent number: 12255461Abstract: A charging station for electric vehicles includes a central part for converting a grid AC voltage from an electrical grid into a high frequency AC voltage; a distribution network for distributing the high frequency AC voltage; and a plurality of coils directly connected to the distribution network, wherein each coil is adapted for transferring energy to an electrical vehicle.Type: GrantFiled: July 2, 2021Date of Patent: March 18, 2025Assignee: ABB Schweiz AGInventors: Francisco Canales, Ki-Bum Park
-
Patent number: 12249843Abstract: A portable battery pack is disclosed for wirelessly powering a portable electronic device through a user's clothing. The portable battery pack includes a housing with a mating surface that includes one or more permanent magnets to facilitate mating with a portable electronic device, such as a body-worn camera.Type: GrantFiled: June 17, 2020Date of Patent: March 11, 2025Assignee: Humane, Inc.Inventors: Imran A. Chaudhri, James Joseph Blanc, Brian Huppi
-
Patent number: 12248746Abstract: Pathways between reference locations in a physical system are generated based on a layout table. Nodes and edges of the directed graph are associated with cell locations of the layout table. The cell locations define features of the reference locations. Parameters of the nodes and edges are defined based on descriptors recalled from the cells associated with the nodes and edges. The nodes and edges are configured based on the descriptors. Path data regarding potential pathways is generated based on the defined nodes and edges.Type: GrantFiled: March 29, 2024Date of Patent: March 11, 2025Assignee: Insight Direct USA, Inc.Inventor: Michael Griffin
-
Patent number: 12242787Abstract: A parameter candidate for a semiconductor element is provided. A data set of measurement data is provided to a parameter extraction portion, and a model parameter is extracted. A first netlist is provided to a circuit simulator, simulation is performed using the first netlist and the model parameter, and a first output result is output. A classification model learns the model parameter and the first output result and classifies the model parameter. A second netlist and a model parameter are provided to the circuit simulator. A variable to be adjusted is supplied to a neural network, an action value function is output, and the variable is updated. The circuit simulator performs simulation using the second netlist and the model parameter. When a second output result to be output does not satisfy conditions, a weight coefficient of the neural network is updated. When the second output result satisfies the conditions, the variable is judged to be the best candidate.Type: GrantFiled: February 29, 2024Date of Patent: March 4, 2025Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Teppei Oguni, Takeshi Osada, Takahiro Fukutome
-
Patent number: 12242925Abstract: One or more systems, devices, computer program products and/or computer-implemented methods of use provided herein relate to usage maximization of a physical qubit layout of a quantum computer. A system can comprise a memory that stores computer executable components, and a processor that executes the computer executable components stored in the memory, wherein the computer executable components can comprise an identification component that identifies a quantum circuit, and a scheduler component that maps the quantum circuit to a physical qubit layout. In an embodiment, the scheduler component can combine plural quantum circuits, including the quantum circuit into a composite circuit, and map the composite circuit to the physical qubit layout. In an embodiment, an obtaining component can assign the quantum circuit to a temporary storage bucket and can identify whether the temporary storage bucket meets a threshold where the scheduler component can proceed to analyze the quantum circuit.Type: GrantFiled: December 15, 2021Date of Patent: March 4, 2025Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jessie Yu, Ryan Woo, Atsuko Shimizu, Kang Bae
-
Patent number: 12218121Abstract: A semiconductor device includes a first logic gate defined within a first unit cell footprint on a semiconductor substrate. The first logic gate includes a first field effect transistor including a first gate electrode and a first source/drain region, and a second field effect transistor including a second gate electrode and a second source/drain region. A first wiring pattern is provided, which extends in a first direction across a portion of the first unit cell footprint. The first wiring pattern is electrically connected to at least one of the first gate electrode and the second source/drain region, and has: (i) a first terminal end within a perimeter of the first unit cell footprint, and (ii) a second terminal end, which extends outside the perimeter of the first unit cell footprint but is not electrically connected to any current carrying region of any semiconductor device that is located outside the perimeter of the first unit cell footprint.Type: GrantFiled: July 12, 2021Date of Patent: February 4, 2025Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Ho Do, Sanghoon Baek
-
Patent number: 12206276Abstract: Devices and methods described herein facilitate rapid wireless recharging, while reducing risk of injury, damage, or discomfort caused by heat generated during recharging. The embodiments described herein are useful in a variety of context, including for IoT devices, personal electronics, electric vehicles, and medical devices, among others. Such devices can prevent localized overheating of the device.Type: GrantFiled: June 30, 2023Date of Patent: January 21, 2025Assignee: Medtronic, Inc.Inventors: Andrew T. Fried, Venkat R. Gaddam, Brett Otteson
-
Patent number: 12204838Abstract: A layout method includes: providing a library comprising a first cell and a second cell, wherein each of the first and second cells includes: a first active region and a second active region extending in a first direction; a first cell-edge gate structure and a second cell-edge gate structure extending in a second direction; and a third cell-edge gate structure and a fourth cell-edge gate structure extending in the second direction, wherein each of the first and second cell further includes one of a tie-off conductive line or a tie-off marker layer on each of the first and second cell-edge gate structures. The layout method further includes: generating a design layout by placing and abutting the first cell and the second cell; updating the design layout by performing a post-processing step on the tie-off conductive line and the tie-off marker layer of each of the first and second cells.Type: GrantFiled: February 17, 2022Date of Patent: January 21, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Jiann-Tyng Tzeng, Shih-Wei Peng, Meng-Hung Shen, Wei-An Lai
-
Patent number: 12204837Abstract: A tag coordinate determination method includes: generating a tag unit for placing a detection tag; setting the detection tag and the tag unit in an image of a photomask, and obtaining a tag position file of the image, the tag position file including position coordinates of the tag unit in the image; and acquiring position coordinates of a tag to be processed in the image according to the tag position file. The tag coordinate determination method can overcome to a certain extent the problem of manually capturing the coordinates being prone to errors, thereby improving accuracy of coordinate determination.Type: GrantFiled: January 23, 2022Date of Patent: January 21, 2025Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Jing Li
-
Patent number: 12204841Abstract: A modeling method includes the following: acquiring electrical parameters of each sub-structure in a through silicon via (TSV) structure; obtaining an electrical topology network model according to a connection relationship of each TSV structure between two dies; and obtaining a simulation model for simulation based on the electrical topology network model and the electrical parameters.Type: GrantFiled: February 14, 2022Date of Patent: January 21, 2025Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Kun Weng
-
Patent number: 12204834Abstract: A method is described. The method includes maintaining a synchronized count value in each of a plurality of logic chips within a same package. The method includes comparing the count value against a same looked for count value in each of the plurality of logic chips. The method includes each of the plurality of logic chips recording in its respective local memory at least some of its state information in response to each of the plurality of logic chips recognizing within a same cycle that the count value has reached the same looked for count value.Type: GrantFiled: December 23, 2020Date of Patent: January 21, 2025Assignee: Intel CorporationInventors: Shanker Raman Nagesh, Ashok Jagannathan
-
Patent number: 12199452Abstract: A wireless power transmission system includes a wireless power transmitter, a wireless power transfer circuit electrically connectable to the at least one wireless power transmitter, and a transmitter controller. The transmitter controller is configured to perform an initial foreign object detection prior to any transmission of wireless power, the initial foreign object detection for detecting presence of a foreign object within a charge volume, the initial foreign object detection determining an initial quality factor (Q). The controller is further configured to begin wireless power transfer negotiations with one of the one or more wireless power receivers, if the initial Q has a value in a range indicating that an object in the charge volume is a wireless power receiver, and perform continuous foreign object detection, if the initial Q has the value in the range indicating that an object in the charge volume is a wireless power receiver.Type: GrantFiled: January 12, 2024Date of Patent: January 14, 2025Assignee: NuCurrent, Inc.Inventors: Jason Luzinski, Alberto Peralta, Matt Zamborsky
-
Patent number: 12198005Abstract: A quantum computing service may use multiple quantum computers to execute a same quantum computing algorithm to improve the quantum computational accuracy. The quantum computing service may instruct individual ones of the multiple quantum computers to execute the quantum computing algorithm repeatedly for a number of times. The quantum computing service may obtain a plurality of results from the multiple quantum computers. The quantum computing service may aggregate the plurality of results to generate an ensemble result, and provide the ensemble result to a customer as a final result of the quantum computing algorithm.Type: GrantFiled: September 9, 2021Date of Patent: January 14, 2025Assignee: Amazon Technologies, Inc.Inventors: Christian Bruun Madsen, Jeffrey Paul Heckey, Cody Aoan Wang, Yunong Shi
-
Patent number: 12191700Abstract: A device and a method for managing batteries of a vehicle are disclosed. The device may include: batteries arranged in a vehicle, a plurality of temperature sensors mounted at different locations of the batteries, and a controller that, when a failure occurs at an arbitrary temperature sensor among the plurality of temperature sensors, estimates a temperature value at the failed temperature sensor using big data, and controls discharge of the batteries based on the estimated temperature value.Type: GrantFiled: September 29, 2023Date of Patent: January 7, 2025Assignees: HYUNDAI MOTOR COMPANY, KIA CORPORATIONInventor: Yoon Jun Lee
-
Patent number: 12190039Abstract: A method includes: receiving an integrated circuit design including a plurality of sub-circuits and one or more clocks to be distributed to the sub-circuits; setting one or more constraints on generating a clock network for a selected clock of the one or more clocks of the integrated circuit design; building, by a processor, a clock tree graph for the clock network for the selected clock based on a cached initial clock tree graph stored in a memory connected to the processor, the clock tree graph comprising nodes corresponding to the sub-circuits; generating a pin topology for the clock network based on the clock tree graph and the integrated circuit design; and placing, based on the pin topology, one or more pins for the clock network at one or more sides of the sub-circuits within the integrated circuit design to generate a pin placement for the clock network.Type: GrantFiled: February 16, 2022Date of Patent: January 7, 2025Assignee: SYNOPSYS, INC.Inventors: Prashant Gupta, Shibaji Banerjee, Suhasini Rege
-
Patent number: 12191739Abstract: A power conversion apparatus includes: a rotating electric machine that has a winding; an inverter that has a series-connection body of an upper arm switch and a lower arm switch; and a capacitor that is connected in parallel to the series-connection body. The power conversion apparatus includes: a connection path that, in a first storage battery and a second storage battery that are connected in series, electrically connects the winding with both a negative-electrode side of the first storage battery and a positive-electrode side of the second storage battery; and a control unit that controls switching of the upper arm switch and the lower arm switch such that a current flows between the first storage battery and the second storage battery through the inverter, the winding, and the connection path.Type: GrantFiled: July 26, 2021Date of Patent: January 7, 2025Assignee: DENSO CORPORATIONInventors: Shusei Nishimura, Seiji Iyasu, Hisashi Umemoto, Atsushi Fukaya
-
Patent number: 12182613Abstract: A system for generating a single design data file may include a processor and a memory. The processor may obtain design data including a plurality of design units. The processor may determine a first order of the plurality of design units. The processor may translate each of the plurality of design units into a corresponding file fragment by executing multiple threads of a first process. The processor may aggregate each of the plurality of file fragments into the single design data file in the first order by executing a second process in parallel to the first process.Type: GrantFiled: April 30, 2021Date of Patent: December 31, 2024Assignee: Cadence Design Systems, Inc.Inventors: Chandra Prakash Manglani, Amit Khurana, Sunil Prasad Todi
-
Patent number: 12184110Abstract: A power management system for use in a device comprising a battery and one or more components configured to draw electrical energy from the battery may include a first power converter configured to electrically couple between charging circuitry configured to provide electrical energy for charging the battery and the one or more downstream components and a bidirectional power converter configured to electrically couple between the charging circuitry and the battery, wherein the bidirectional power converter is configured to transfer charge from the battery or transfer charge from the battery based on a power requirement of the one or more components and a power available from the first power converter.Type: GrantFiled: November 7, 2023Date of Patent: December 31, 2024Assignee: Cirrus Logic Inc.Inventors: Ivan Perry, Hasnain Akram, Eric J. King
-
Patent number: 12181793Abstract: A tensor-based computing platform performs mask synthesis. A method includes accessing a layout of a lithographic mask and estimating a printed pattern resulting from use of the lithographic mask in a lithographic process. The lithographic process is modeled by a sequence of at least two forward models. A first of the forward models uses the layout of the lithographic mask as input and a last of the forward models produces the estimated printed pattern as output. The method further includes modifying the layout of the lithographic mask based on differences between the estimated printed pattern and a target printed pattern. All of the forward models are implemented on the tensor-based computing platform.Type: GrantFiled: March 29, 2021Date of Patent: December 31, 2024Assignee: Synopsys, Inc.Inventor: Peng Liu
-
Patent number: 12172532Abstract: An electrically excited motor drive system is integrated with an on-board charger (OBC), so that a power supply circuit that is in an electric vehicle and that is configured to drive an electrically excited motor can be integrated with an OBC of a dual active bridge (DAB) type. When a control component controls a switch circuit, the electrically excited motor drive system obtained after integration can separately implement a function of the power supply circuit or a function of the charging circuit in different working modes. In addition, when the electrically excited motor drive system is in different working modes, some circuits are further reused through time division. This addresses a problem that the power supply circuit cannot be integrated with the OBC of the DAB type, to reduce circuit complexity and costs of the electric vehicle.Type: GrantFiled: February 8, 2022Date of Patent: December 24, 2024Assignee: HUAWEI DIGITAL POWER TECHNOLOGIES CO., LTD.Inventors: Xiaode Yin, Shaohua Wang, Jinhua Chen