Patents Examined by Cheung Lee
-
Patent number: 11444258Abstract: A display device includes first and second light emitting regions; first and second pixel electrodes in the first and second light emitting regions, respectively; a first organic layer in the first light emitting region, including first and second light emitting layers; a second organic layer in the second light emitting region, including a third light emitting layer; a common electrode on the first and second organic layers; a wavelength conversion pattern on the common electrode, overlapping the first organic layer, and wavelength-converting light of a first color into light of a second color, different from the first color; and a light transmitting pattern on the common electrode, overlapping the second organic layer. The third light emitting layer and one of the first and second light emitting layers emit light of the first color, and another one of the first and second light emitting layers emits light of the second color.Type: GrantFiled: January 14, 2021Date of Patent: September 13, 2022Assignee: SAMSUNG DISPLAY CO. LTD.Inventors: Kyoung Won Park, Sung Woon Kim, Soo Dong Kim, Jin Won Kim, Min Ki Nam
-
Patent number: 11437407Abstract: A display apparatus in which a thin film transistor includes an oxide semiconductor pattern is disclosed. A gate electrode of the thin film transistor can overlap a channel region of the oxide semiconductor pattern. The gate electrode can have a structure in which a hydrogen barrier layer and a low-resistance electrode layer are stacked. A light-emitting device and an encapsulating element can be sequentially stacked on the thin film transistor. A thickness of the hydrogen barrier layer can be determined by a content of hydrogen per unit area of the encapsulating element. Thus, in the display apparatus, the characteristics deterioration of the thin film transistor due to hydrogen diffused from the encapsulating element can be prevented.Type: GrantFiled: December 11, 2020Date of Patent: September 6, 2022Assignee: LG DISPLAY CO., LTD.Inventors: Ki-Tae Kim, So-Young Noh, Ui-Jin Chung, Kyeong-Ju Moon, Hyuk Ji
-
Patent number: 11437426Abstract: Methods of forming an image sensor chip scale package. Implementations may include providing a semiconductor wafer having a pixel array, forming a first cavity through the wafer and/or one or more layers coupled over the wafer, filling the first cavity with a fill material, planarizing the fill material and/or the one or more layers to form a first surface of the fill material coplanar with a first surface of the one or more layers, and bonding a transparent cover over the fill material and the one or more layers. The bond may be a fusion bond between the transparent cover and a passivation oxide; a fusion bond between the transparent cover and an anti-reflective coating; a bond between the transparent cover and an organic adhesive coupled over the fill material, and/or; a bond between a first metallized surface of the transparent cover and a metallized layer coupled over the wafer.Type: GrantFiled: November 4, 2019Date of Patent: September 6, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Swarnal Borthakur
-
Patent number: 11437283Abstract: Backside contact structures include etch selective materials to facilitate backside contact formation. An integrated circuit structure includes a frontside contact region, a device region below the frontside contact region, and a backside contact region below the device region. The device region includes a transistor. The backside contact region includes a first dielectric material under a source or drain region of the transistor, a second dielectric material laterally adjacent to the first dielectric material and under a gate structure of the transistor. A non-conductive spacer is between the first and second dielectric materials. The first and second dielectric materials are selectively etchable with respect to one another and the spacer. The backside contact region may include an interconnect feature that, for instance, passes through the first dielectric material and contacts a bottom side of the source/drain region, and/or passes through the second dielectric material and contacts the gate structure.Type: GrantFiled: March 15, 2019Date of Patent: September 6, 2022Assignee: Intel CorporationInventors: Aaron D. Lilak, Ehren Mannebach, Anh Phan, Richard E. Schenker, Stephanie A. Bojarski, Willy Rachmady, Patrick R. Morrow, Jeffery D. Bielefeld, Gilbert Dewey, Hui Jae Yoo
-
Patent number: 11437279Abstract: During a front side process of a wafer, a hard mask layer is formed under a metal portion of a semiconductor device, and an epitaxial layer is deposited to form epitaxial portions of the semiconductor device. In a back side process of the wafer to cut the epitaxial layer, the metal portion is covered and protected by the hard mask layer from damages during etching of the epitaxial layer.Type: GrantFiled: February 25, 2021Date of Patent: September 6, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Yuan Chen, Li-Zhen Yu, Huan-Chieh Su, Lo-Heng Chang, Cheng-Chi Chuang, Chih-Hao Wang
-
Patent number: 11430701Abstract: A semiconductor device with different gate structure configurations and a method of fabricating the same are disclosed. The method includes forming first and second nanostructured channel regions on first and second fin structures, forming first and second oxide layers with first and second thicknesses, forming a dielectric layer with first and second layer portions on the first and second oxide layers, forming first and second capping layers with first and second oxygen diffusivities on the first and second layer portions, growing the first and second oxide layers to have third and fourth thicknesses, and forming a gate metal fill layer over the dielectric layer. The first and second thicknesses are substantially equal to each other and the first and second oxide layers surround the first and second nanostructured channel regions. The second oxygen diffusivity is higher than the first oxygen diffusivity. The fourth thickness is greater than the third thickness.Type: GrantFiled: March 10, 2021Date of Patent: August 30, 2022Inventor: Chung-Liang Cheng
-
Patent number: 11424365Abstract: A semiconductor structure includes fins that have a 2D material, such as Graphene, upon at least the fin sidewalls. The thickness of the 2D material sidewall may be tuned to achieve desired finFET band gap control. Neighboring fins of the semiconductor structure form fin wells. The semiconductor structure may include a fin cap upon each fin and the 2D material is formed upon the sidewalls of the fin and the bottom surface of the fin wells. The semiconductor structure may include a well-plug at the bottom of the fin wells and the 2D material is formed upon the sidewalls and upper surface of the fins. The semiconductor structure may include both fin caps and well-plugs such that the 2D material is formed upon the sidewalls of the fins.Type: GrantFiled: February 21, 2020Date of Patent: August 23, 2022Assignee: TESSERA LLCInventors: Sami Rosenblatt, Rasit O. Topaloglu
-
Patent number: 11424287Abstract: The inventive concept relates to a light emitting diode integrated with a transition metal dichalcogenide-based transistor and capable of simultaneously fabricating the transistor to have a monolithic integration structure. The transition metal dichalcogenide is formed on the light emitting diode device, thereby providing the light emitting diode integrated with the transistor without affecting the characteristics of the light emitting diode device.Type: GrantFiled: April 13, 2021Date of Patent: August 23, 2022Assignee: UIF (University Industry Foundation), Yonsei UniversityInventors: Jong-Hyun Ahn, Anh Tuan Hoang, Luhing Hu
-
Patent number: 11417523Abstract: Methods of forming a p-type IV-doped III-VI semiconductor are provided which comprise exposing a substrate to a vapor composition comprising a group III precursor comprising a group III element, a group VI precursor comprising a group VI element, and a group IV precursor comprising a group IV element, under conditions to form a p-type IV-doped III-VI semiconductor via metalorganic chemical vapor deposition (MOCVD) on the substrate. Embodiments make use of a flow ratio defined as a flow rate of the group VI precursor to a flow rate of the group III precursor wherein the flow ratio is below an inversion flow ratio value for the IV-doped III-VI semiconductor.Type: GrantFiled: January 23, 2019Date of Patent: August 16, 2022Assignee: Northwestern UniversityInventor: Manijeh Razeghi
-
Patent number: 11417729Abstract: A method includes forming a first low-dimensional layer over an isolation layer, forming a first insulator over the first low-dimensional layer, forming a second low-dimensional layer over the first insulator, forming a second insulator over the second low-dimensional layer, and patterning the first low-dimensional layer, the first insulator, the second low-dimensional layer, and the second insulator into a protruding fin. Remaining portions of the first low-dimensional layer, the first insulator, the second low-dimensional layer, and the second insulator form a first low-dimensional strip, a first insulator strip, a second low-dimensional strip, and a second insulator strip, respectively. A transistor is then formed based on the protruding fin.Type: GrantFiled: April 1, 2020Date of Patent: August 16, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chao-Ching Cheng, Tzu-Ang Chao, Chun-Chieh Lu, Hung-Li Chiang, Tzu-Chiang Chen, Lain-Jong Li
-
Patent number: 11417589Abstract: In one example, a semiconductor device comprises a substrate having a top surface and a bottom surface, an electronic device on the bottom surface of the substrate, a leadframe on the bottom surface of the substrate, the leadframe comprising a paddle, wherein the paddle is coupled to the electronic device, and a lead electrically coupled to the electronic device. The semiconductor device further comprises a first protective material contacting the bottom surface of the substrate and a side surface of the electronic device.Type: GrantFiled: November 17, 2020Date of Patent: August 16, 2022Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Hyung Jun Cho, Kyoung Yeon Lee, Tae Yong Lee, Jae Min Bae
-
Patent number: 11404466Abstract: An integrated device, the device including: a first level including a first mono-crystal layer, the first mono-crystal layer including a plurality of single crystal transistors; an overlaying oxide on top of the first level; a second level including a second mono-crystal layer, the second level overlaying the oxide, where the second mono-crystal layer includes a plurality of first image sensors; and a third level overlaying the second level, where the third level includes a plurality of second image sensors, where the second level is bonded to the first level, where the bonded includes an oxide to oxide bond; and an isolation layer disposed between the second mono-crystal layer and the third level.Type: GrantFiled: August 14, 2021Date of Patent: August 2, 2022Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist
-
Patent number: 11404586Abstract: A planar insulating spacer layer is formed over a substrate, and a vertical stack of a gate electrode, a gate dielectric layer, and a first semiconducting metal oxide layer may be formed thereabove. The first semiconducting metal oxide layer includes atoms of a first n-type dopant at a first average dopant concentration. A second semiconducting metal oxide layer is formed over the first semiconducting metal oxide layer. Portions of the second semiconducting metal oxide layer are doped with the second n-type dopant to provide a source-side n-doped region and a drain-side n-doped region that include atoms of the second n-type dopant at a second average dopant concentration that is greater than the first average dopant concentration. Various dopants may be introduced to enhance performance of the thin film transistor.Type: GrantFiled: February 11, 2021Date of Patent: August 2, 2022Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Min-Kun Dai, I-Cheng Chang, Cheng-Yi Wu, Han-Ting Tsai, Tsann Lin, Chung-Te Lin, Wei-Gang Chiu
-
Patent number: 11398571Abstract: A device comprises vertically oriented transistors. The device comprises a pillar comprising at least one oxide semiconductor material, the pillar wider in a first lateral direction at an upper portion thereof than at a lower portion thereof, a gate dielectric material over sidewalls of the pillar and extending in the first lateral direction, and at least one gate electrode adjacent to at least a portion of the gate dielectric material. Related devices, electronic systems, and methods are also disclosed.Type: GrantFiled: October 8, 2019Date of Patent: July 26, 2022Assignee: Micron Technology, Inc.Inventors: Durai Vishak Nirmal Ramaswamy, Scott E. Sills
-
Patent number: 11387312Abstract: A display device includes a first thin-film transistor (TFT) including a first semiconductor layer including silicon semiconductor and a first gate electrode insulated from the first semiconductor layer, a first interlayer insulating layer covering the first gate electrode, a second TFT arranged on the first interlayer insulating layer and including a second semiconductor layer including oxide semiconductor and a second gate electrode insulated from the second semiconductor layer, a second interlayer insulating layer covering the second gate electrode, a first power supply voltage line arranged on the second interlayer insulating layer, a first planarization layer covering the first power supply voltage line, and a data line arranged on the first planarization layer and at least partially overlapping the first power supply voltage line.Type: GrantFiled: August 26, 2020Date of Patent: July 12, 2022Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yoonjong Cho, Donghwi Kim, Jin Jeon
-
Patent number: 11380639Abstract: Semiconductor device packages and method are provided. A semiconductor device package according to the present disclosure includes a substrate including a first region, a passive device disposed over the first region of the substrate, a contact pad disposed over the passive device, a passivation layer disposed over the contact pad, a recess through the passivation layer, and an under-bump metallization (UBM) layer. The recess exposes the contact pad and the UBM layer includes an upper portion disposed over the passivation layer and a lower portion disposed over a sidewall of the recess. A projection of the upper portion of the UBM layer along a direction perpendicular to the substrate falls within an area of the contact pad.Type: GrantFiled: December 7, 2020Date of Patent: July 5, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Fan Huang, Hui-Chi Chen, Kuo-Chin Chang, Chien-Huang Yeh, Hong-Seng Shue, Dian-Hau Chen, Yen-Ming Chen
-
Patent number: 11374042Abstract: A 3D micro display, the 3D micro display including: a first level including a first single crystal layer, the first single crystal layer includes at least one LED driving circuit; a second level including a first plurality of light emitting diodes (LEDs), the first plurality of LEDs including a second single crystal layer, where the second level is disposed on top of the first level, where the second level includes at least ten individual first LED pixels; and a bonding structure, where the bonding structure includes oxide to oxide bonding.Type: GrantFiled: March 19, 2022Date of Patent: June 28, 2022Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Deepak C. Sekar
-
Patent number: 11374117Abstract: A semiconductor device having favorable electrical characteristics is provided. The semiconductor device is manufactured by a first step of forming a semiconductor layer containing a metal oxide, a second step of forming a first insulating layer, a third step of forming a first conductive film over the first insulating layer, a fourth step of etching part of the first conductive film to form a first conductive layer, thereby forming a first region over the semiconductor layer that overlaps with the first conductive layer and a second region over the semiconductor layer that does not overlap with the first conductive layer, and a fifth step of performing first treatment on the conductive layer. The first treatment is plasma treatment in an atmosphere including a mixed gas of a first gas containing an oxygen element but not containing a hydrogen element, and a second gas containing a hydrogen element but not containing an oxygen element.Type: GrantFiled: February 22, 2019Date of Patent: June 28, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kenichi Okazaki, Yukinori Shima
-
Patent number: 11367686Abstract: A semiconductor and a method of fabricating the semiconductor having multiple, interconnected die including: providing a semiconductor substrate having a plurality of disparate die formed within the semiconductor substrate, and a plurality of scribe lines formed between pairs of adjacent die of the plurality of disparate die; and fabricating, by a lithography system, a plurality of inter-die connections that extend between adjacent pair of die of the plurality of die.Type: GrantFiled: August 14, 2020Date of Patent: June 21, 2022Assignee: Cerebras Systems Inc.Inventors: Jean-Philippe Fricker, Philip Ferolito
-
Patent number: 11367660Abstract: A device is manufactured by providing a semiconductor fin protruding from a major surface of a silicon substrate comprising silicon. A liner and a shallow trench isolation (STI) region are formed adjacent the semiconductor fin. A silicon cap is deposited over the semiconductor fin. The resulting cap consists of crystalline silicon in the portion over the semiconductor fin and consists of amorphous silicon in the portions over the liner and STI region. An HCl etch bake process is performed to remove the portions of amorphous silicon over the liner and the STI region.Type: GrantFiled: December 14, 2020Date of Patent: June 21, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Hsiung Yen, Ta-Chun Ma, Chien-Chang Su, Jung-Jen Chen, Pei-Ren Jeng, Chii-Horng Li, Kei-Wei Chen