Patents Examined by Daniel Pan
-
Patent number: 7991986Abstract: A microprocessor which is adapted to start a second task at a predetermined time when a first task is running if a current time becomes to be equal to the predetermined time is disclosed. The microprocessor executing an instruction read out from a program address updated every time when each execution of instruction is completed, includes update ceasing means for ceasing the program address from being updated when an stopping time comes in order to abort a first task defined by a first computer program and overwriting means for overwriting the program address with an initial address of a second computer program when a predetermined time comes in order to start to execute a second task defined by the second computer program at the predetermined time.Type: GrantFiled: September 20, 2007Date of Patent: August 2, 2011Assignee: DENSO CORPORATIONInventors: Tsuyoshi Yamamoto, Takayuki Matsuda, Akimasa Niwa
-
Patent number: 7975131Abstract: A processor having multiple distinct instruction sets is disclosed where one set, a default set, is always available for execution while a second set is only available once a valid control code is externally supplied to the processor to effectively “unlock” and enable the second set. Once the second set is so unlocked, then the instructions in both sets are available for subsequent execution by the processor to provide enhanced functionality only available through use of the second set, such as accessing on-line services and content information. Multiple unlockable instruction sets can also be similarly provided, each being separately unlocked and enabled through entry of an corresponding externally supplied control code.Type: GrantFiled: December 21, 2006Date of Patent: July 5, 2011Assignee: Koninklijke KPN N.V.Inventor: José Manuel Herrera Van Der Nood
-
Patent number: 7971031Abstract: A method, system and computer program for modifying an executing application, comprising monitoring the executing application to identify at least one of a hot load instruction, a hot store instruction and an active prefetch instruction that contributes to cache congestion; where the monitoring identifies a hot load instruction, enabling at least one prefetch associated with the hot load instruction; where the monitoring identifies a hot store instruction, enabling at least one prefetch associated with the hot store instruction; and where the monitoring identifies an active prefetch instruction that contributes to cache congestion, one of disabling the active prefetch instruction and reducing the effectiveness of the active prefetch instruction.Type: GrantFiled: May 29, 2007Date of Patent: June 28, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Sujoy Saraswati, Teresa Johnson
-
Patent number: 7971029Abstract: A barrier synchronization device for realizing barrier synchronization of at least 2 processor cores belonging to a same synchronization group among a plurality of processor cores is included in a multi-core processor having a plurality of processor cores, and when two or more processor cores in that multi-core processor belong to the same synchronization group, the included barrier synchronization device is used for realizing barrier synchronization.Type: GrantFiled: December 15, 2009Date of Patent: June 28, 2011Assignee: Fujitsu LimitedInventors: Hideyuki Unno, Masaki Ukai, Matthew Depetro
-
Patent number: 7971043Abstract: An electronic system includes a pipeline having a first number of pipeline stages coupled in series, a pipeline control unit, and a logic engine, wherein each pipeline stage in the pipeline is for outputting data to a next pipeline stage at each cycle of a clock signal. The pipeline control unit is for changing the first number of pipeline stages in the pipeline to a second number of pipeline stages. The logic engine is for performing operations of the electronic system in a first mode by utilizing the pipeline having the first number of pipeline stages and for performing operations of the electronic system in a second mode by utilizing the pipeline having the second number of pipeline stages. A frequency control unit and a voltage control unit, coupled to the pipeline and the logic engine, respectively adjust the frequency and voltage of the electronic system accordingly.Type: GrantFiled: November 22, 2007Date of Patent: June 28, 2011Assignee: Andes Technology CorporationInventors: Li-Hung Chang, Hong-Men Su
-
Patent number: 7962719Abstract: Efficient computation of complex multiplication results and very efficient fast Fourier transforms (FFTs) are provided. A parallel array VLIW digital signal processor is employed along with specialized complex multiplication instructions and communication operations between the processing elements which are overlapped with computation to provide very high performance operation. Successive iterations of a loop of tightly packed VLIWs are used allowing the complex multiplication pipeline hardware to be efficiently used. In addition, efficient techniques for supporting combined multiply accumulate operations are described.Type: GrantFiled: August 7, 2008Date of Patent: June 14, 2011Inventors: Nikos P. Pitsianis, Gerald George Pechanek, Ricardo Rodriguez
-
Patent number: 7962732Abstract: An instruction processing apparatus includes a thread execution processing section executing threads each including plural instructions, a register file including a register window having plural registers, a current window pointer indicating a position of the register where the register window is possible to be inputted and outputted, a current register reading data held by the register window designated by the current window pointer to hold the data and a replacement buffer holding data transferred from the register file to the current register, a first transfer path transferring data in a register file to one of the replacement buffer, a second data transfer transferring data in a replacement buffer to one of the current registers, a calculation section executing a switching instruction of the register window, and a control section controlling, if the calculation section executes the switching instruction, the first data transfer path and the second data transfer path.Type: GrantFiled: December 11, 2009Date of Patent: June 14, 2011Assignee: Fujitsu LimitedInventor: Toshio Yoshida
-
Patent number: 7962723Abstract: Techniques are described for decoupling fetching of an instruction stored in a main program memory from earliest execution of the instruction. An indirect execution method and program instructions to support such execution are addressed. In addition, an improved indirect deferred execution processor (DXP) VLIW architecture is described which supports a scalable array of memory centric processor elements that do not require local load and store units.Type: GrantFiled: July 9, 2009Date of Patent: June 14, 2011Inventors: Gerald George Pechanek, Stamatis Vassiliadis
-
Patent number: 7962722Abstract: In at least one embodiment, a processor includes at least one execution unit that executes instructions and instruction sequencing logic, coupled to the at least one execution unit, that fetches instructions from a memory system for execution by the at least one execution unit. The instruction sequencing logic including a branch target address cache (BTAC) including a plurality of entries for storing branch target address predictions. The BTAC includes index logic that selects an entry to access utilizing a BTAC index based upon at least a set of higher order bits of an instruction address and a set of lower order bits of the instruction address.Type: GrantFiled: February 1, 2008Date of Patent: June 14, 2011Assignee: International Business Machines CorporationInventors: Sheldon B. Levenstein, David S. Levitan, Lixin Zhang
-
Patent number: 7958338Abstract: An instruction execution control device operates a plurality of threads in a simultaneous multi-thread system. The device has architecture registers (22-0, 22-1) for each thread, and a selection circuit (32, 24) which, when an operand data required for executing a function is read from a register file (20), selects in advance a thread to be read from the register file (20). This makes it possible to select an architecture register at an early stage, and although the number of circuits in a portion for selecting the architecture registers increases, the wiring amount of the circuits can be decreased, because the architecture register of the thread to be read is selected in advance.Type: GrantFiled: December 7, 2009Date of Patent: June 7, 2011Assignee: Fujitsu LimitedInventors: Yasunobu Akizuki, Toshio Yoshida, Tomohiro Tanaka, Ryuji Kan
-
Patent number: 7958340Abstract: Software pipelining on a network on chip (‘NOC’), the NOC including integrated processor (‘IP’) blocks, routers, memory communications controllers, and network interface controllers, each IP block adapted to a router through a memory communications controller and a network interface controller, each memory communications controller controlling communication between an IP block and memory, and each network interface controller controlling inter-IP block communications through routers.Type: GrantFiled: May 9, 2008Date of Patent: June 7, 2011Assignee: International Business Machines CorporationInventors: Russell D. Hoover, Eric O. Mejdrich, Paul E. Schardt, Robert A. Shearer
-
Patent number: 7958339Abstract: An instruction execution control device operates a plurality of threads in a simultaneous multi-thread system. And the instruction execution control device has a thread selection circuit (30) which detects a state where an instruction has not been completed for a predetermined period during simultaneous multi-thread operation, and controls such that all the reservation stations (5, 6 and 7) can execute only a predetermined thread. Therefore if an entry that cannot be executed from the reservation stations (5, 6 and 7) exists, execution of an entry in the thread that cannot be executed can be enabled by stopping the execution of the thread which has been executed continuously.Type: GrantFiled: December 7, 2009Date of Patent: June 7, 2011Assignee: Fujitsu LimitedInventors: Yasunobu Akizuki, Toshio Yoshida
-
Patent number: 7953958Abstract: A joint detection system is configured to perform joint detection of received signals and includes a joint detection accelerator and a host processor. The joint detection accelerator may include a memory unit to store input data values, intermediate results and output data values; one or more computation units to process the input data values and the intermediate results, and to provide output data values to the memory unit; a controller to control the memory and the one or more computation units to perform joint detection processing; and an external interface to receive the input data values from the host processor and to provide output data values to the host processor. The computation units may include a complex multiply accumulate unit, a simplified complex multiply accumulate unit and a normalized floating point divider. The memory unit may include an input memory, a matrix memory, a main memory and an output memory.Type: GrantFiled: June 12, 2007Date of Patent: May 31, 2011Assignee: MediaTek Inc.Inventors: John Zijun Shen, Paul D. Krivacek, Thomas J. Barber, Jr., Lidwine Martinot, Aiguo Yan, Marko Kocic
-
Patent number: 7949853Abstract: A processor for processing matrix data. The processor includes M independent vector register files which are adapted to collectively store a matrix of L data elements. Each data element has B binary bits. The matrix has N rows and M columns, and L=N*M. Each column has K subcolumns. N?2, M?2, K?2, and B?1. Each row and each subcolumn is addressable. The processor does not duplicatively store the L data elements. The matrix includes a set of arrays such that each array is a row or subcolumn of the matrix. The processor may execute an instruction that performs an operation on a first array of the set of arrays, such that the operation is performed with selectivity with respect to the data elements of the first array.Type: GrantFiled: December 5, 2007Date of Patent: May 24, 2011Assignee: International Business Machines CorporationInventors: Peter A. Sandon, R. Michael P. West
-
Patent number: 7949863Abstract: A method and system for inter-port communication utilizing a multi-port memory device. The memory device contains an interrupt register, an interrupt signal interface (e.g., a dedicated pin), an interrupt mask, and one or more message buffers associated with each port. When a first component coupled to a first port of the memory device wants to communicate with a second component coupled to a second port of the memory device, the first component writes a message to a message buffer associated with the second port. An interrupt in the input register of the second port is set to notify the second component coupled to the second port that a new message is available. Upon receiving the interrupt, the second component reads the interrupt register to determine the nature of the interrupt. The second component then reads the message from the message buffer.Type: GrantFiled: March 30, 2007Date of Patent: May 24, 2011Assignee: Silicon Image, Inc.Inventors: Alan T. Ruberg, Dae Kyeung Kim, Daeyun Shim, Dongyun Lee, Myung Rai Cho, Sungjoon Kim
-
Patent number: 7941650Abstract: Provided are a microprocessor based on event-processing instruction set and an event-processing method using the same. The microprocessor includes an event register controlling an event according to an event-processing instruction set provided in an instruction set architecture (ISA) and an event controller transmitting externally generated events into the microprocessor. Therefore, the microprocessor may be useful to reduce its unnecessary power consumption by suspending the execution of its program when an instruction decoded to execute the program is an event-processing instruction, and also to cut off its unnecessary power consumption that is caused for an interrupt delay period since the program of the microprocessor may be executed again by immediately re-running the microprocessor with the operation of the event register and the event controller when external events are generated.Type: GrantFiled: June 10, 2008Date of Patent: May 10, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Young Woo Kim, Myeong Hoon Oh, Chi Hoon Shin, Sung Nam Kim, Seong Woon Kim, Myung Joon Kim
-
Patent number: 7937560Abstract: A solution for retaining a logic state of a processor pipeline architecture are disclosed. A comparator is positioned between two stages of the processor pipeline architecture. A storage capacitor is coupled between a storage node of the comparator and a ground to store an output of the early one of the two stages. A reference logic is provided, which has the same value as the output of the early stage. A logic storing and dividing device is coupled between the reference logic and a reference node of the comparator to generate a logic at the reference node, which is a fraction of the reference logic, and to retain a logic state of the information stored on the storage capacitor. Further mechanisms are provided to determine validity of data stored in the logic storing and dividing device.Type: GrantFiled: May 15, 2008Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, Christopher B. Reynolds, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7937573Abstract: A method and data processing system allocates entries in a branch target buffer (BTB). Instructions are fetched from a plurality of instructions and one of the plurality of instructions is determined to be a branch instruction. A corresponding branch target address is determined. A determination is made whether the branch target address is stored in a branch target buffer (BTB). When the branch target address is not stored in the branch target buffer, an entry in the branch target buffer is identified for allocation to receive the branch target address based upon stored metrics such as data processing cycle saving information and branch prediction state. In one form the stored metrics are stored in predetermined fields of the entries of the BTB.Type: GrantFiled: February 29, 2008Date of Patent: May 3, 2011Assignee: Freescale Semiconductor, Inc.Inventors: William C. Moyer, Jeffrey W. Scott
-
Patent number: 7934079Abstract: An instruction issue method for use in a pipelined processor, comprising the steps of: decoding an instruction to be processed to get a type of the instruction; computing the number of cycles to be occupied at execution stage for the instruction, according to the type of the instruction; marking a target operand of the instruction as acquirable in a predefined cycle before the instruction enters write-back stage, according to the number of cycles, so that subsequent instructions taking the target operand as their source operands perform subsequent operations according to the case that the target operand is acquirable.Type: GrantFiled: January 10, 2006Date of Patent: April 26, 2011Assignee: NXP B.V.Inventor: Xia Zhu
-
Patent number: 7930523Abstract: The inter-CPU data transfer device is used for an electronic control apparatus which includes a first CPU having a first memory and a second CPU having a second memory, the first CPU periodically performing a data-updating process to update a plurality data items stored in the first memory, the second CPU performing a data-referring process in which the plurality of the data items updated by the first CPU are referred to for computation purpose. The inter-CPU data transfer device further includes a data transfer memory, a first data transfer section activated in order to write the plurality of the data items written in the first memory to the data transfer memory when the first CPU starts the data updating process, and a second data transfer section writing the plurality of the data items written in the data transfer memory to the second memory when the second data transfer section detects that the second CPU is not performing the data-referring process.Type: GrantFiled: November 9, 2006Date of Patent: April 19, 2011Assignee: Denso CorporationInventor: Hiroki Nakasato