Patents Examined by Eric Ward
-
Patent number: 12156477Abstract: A semiconductor device includes a conductive pattern extending in a first direction, a magnetic tunnel junction pattern on the conductive pattern, and a capacitor on the magnetic tunnel junction pattern. The magnetic tunnel junction pattern is between the conductive pattern and the capacitor, and the magnetic tunnel junction pattern connects to the capacitor, and the conductive pattern is configured to apply spin-orbit torque to the magnetic tunnel junction pattern.Type: GrantFiled: May 7, 2021Date of Patent: November 26, 2024Assignee: Samsung Electronics Co., Ltd.Inventor: Jiho Park
-
Patent number: 12154938Abstract: Embodiments include structures and methods for fabricating an MFM capacitor having a plurality of metal contacts. An embodiment may include a first metal strip, disposed on a substrate and extending in a first direction, a ferroelectric blanket layer, disposed on the first metal strip, a second metal strip, disposed on the ferroelectric blanket layer and extending in a second direction different from the first direction, and a plurality of metal contacts disposed between the first metal strip and the second metal strip and located within an intersection region of the first metal strip and the second metal strip.Type: GrantFiled: April 5, 2021Date of Patent: November 26, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chun-Chieh Lu, Mauricio Manfrini, Marcus Johannes Hendricus Van Dal, Chih-Yu Chang, Sai-Hooi Yeong, Yu-Ming Lin, Georgios Vallianitis
-
Patent number: 12154966Abstract: According to one embodiment, a semiconductor device includes a semiconductor member, a first conductive member, a first electrode, a first insulating member, and a second insulating member. The semiconductor member includes a first partial region, a second partial region, and a third partial region. The first partial region is between the second partial region the third partial region. The first conductive member includes a first conductive portion. The first conductive portion is between the second partial region and the third partial region. The first electrode is electrically connected to the first conductive member. The first electrode includes a first electrode portion, a second electrode portion, and a third electrode portion. The first insulating member includes a first insulating region, a second insulating region, and a third insulating region. The second insulating member includes a first insulating portion and a second insulating portion.Type: GrantFiled: November 10, 2021Date of Patent: November 26, 2024Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hiroshi Ono, Yosuke Kajiwara, Masahiko Kuraguchi
-
Patent number: 12150327Abstract: An organic light-emitting diode display device is provided by the present application, including an anode layer, a cathode layer, and a light-emitting layer disposed between the anode layer and the cathode layer, wherein the light-emitting layer includes a first light-emitting layer and a second light-emitting layer stacked. The first light-emitting layer includes a first color light-emitting part, a second color light-emitting part, and a third color light-emitting part arranged in a same layer. The second light-emitting layer is configured to emit light of a first color, and the second light-emitting layer is disposed at a side of the first light-emitting layer and covers the first light-emitting layer.Type: GrantFiled: September 10, 2020Date of Patent: November 19, 2024Assignee: Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd.Inventor: Weiwei Li
-
Patent number: 12148734Abstract: Disclosed herein are transistors, memory cells, and arrangements thereof. For example, in some embodiments, an integrated circuit (IC) structure may include a plurality of transistors, wherein the transistors are distributed in a hexagonally packed arrangement. In another example, in some embodiments, an IC structure may include a memory cell including an axially symmetric transistor coupled to an axially symmetric capacitor, wherein the axis of the transistor is aligned with the axis of the capacitor.Type: GrantFiled: December 10, 2020Date of Patent: November 19, 2024Assignee: Intel CorporationInventors: Sarah Atanasov, Abhishek A. Sharma, Bernhard Sell, Chieh-Jen Ku, Elliot Tan, Hui Jae Yoo, Noriyuki Sato, Travis W. Lajoie, Van H. Le, Thoe Michaelos
-
Patent number: 12148804Abstract: A semiconductor device with enhanced semiconductor characteristics that is useful for power devices. A semiconductor device, including: an n-type semiconductor layer; one or more p-type semiconductors; an electrode, the one or more p-type semiconductors that are provided between the n-type semiconductor layer and the electrode, and at least a part of the one or more p-type semiconductors is protruded in the electrode.Type: GrantFiled: July 10, 2019Date of Patent: November 19, 2024Assignee: FLOSFIA INC.Inventors: Masahiro Sugimoto, Isao Takahashi, Takashi Shinohe, Koji Amazutsumi
-
Patent number: 12142652Abstract: A semiconductor device is disclosed. The semiconductor device may include a semiconductor substrate including a protruding active pattern, a first gate pattern provided on the active pattern and extended to cross the active pattern, a first capping pattern provided on a top surface of the first gate pattern, the first capping pattern having a top surface, a side surface, and a rounded edge, and a first insulating pattern covering the side surface and the edge of the first capping pattern. A thickness of the first insulating pattern on the edge of the first capping pattern is different from a thickness of the first insulating pattern on outer side surfaces of the spacer patterns.Type: GrantFiled: October 1, 2021Date of Patent: November 12, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Seon-Bae Kim, Kyungin Choi
-
Patent number: 12142488Abstract: Various embodiments of the present disclosure are directed towards a semiconductor device. The semiconductor device includes a gate electrode separated from a substrate by a gate dielectric. The gate electrode has one or more interior surfaces that form a recess within the gate electrode. A dielectric layer is disposed over the substrate and laterally surrounds the gate electrode. A dishing prevention structure is disposed within the recess. The dishing prevention structure is both vertically separated from the gate dielectric and laterally separated from the dielectric layer by the gate electrode. The dishing prevention structure continuously extends between outermost sidewalls of the dishing prevention structure as viewed along a cross-sectional view extending through a center of the recess.Type: GrantFiled: December 7, 2022Date of Patent: November 12, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ta-Wei Lin
-
Patent number: 12142648Abstract: A semiconductor device includes an SiC semiconductor layer which has a first main surface on one side and a second main surface on the other side, a semiconductor element which is formed in the first main surface, a raised portion group which includes a plurality of raised portions formed at intervals from each other at the second main surface and has a first portion in which some of the raised portions among the plurality of raised portions overlap each other in a first direction view as viewed in a first direction which is one of the plane directions of the second main surface, and an electrode which is formed on the second main surface and connected to the raised portion group.Type: GrantFiled: September 27, 2022Date of Patent: November 12, 2024Assignee: ROHM CO., LTD.Inventors: Seiya Nakazawa, Sawa Haruyama
-
Patent number: 12132046Abstract: Disclosed are semiconductor devices and methods of fabricating the same. The semiconductor device includes a plurality of gate structures that are spaced apart from each other in a first direction on a substrate and extend in a second direction intersecting the first direction, and a plurality of separation patterns penetrating immediately neighboring ones of the plurality of gate structures, respectively. Each of the plurality of separation patterns separates a corresponding one of the neighboring gate structures into a pair of gate structures that are spaced apart from each other in the second direction. The plurality of separation patterns are spaced apart from and aligned with each other along the first direction.Type: GrantFiled: September 3, 2021Date of Patent: October 29, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Jun Kim, Beomjin Park, Dong Il Bae, Mirco Cantoro
-
Patent number: 12119360Abstract: An imaging device includes a pixel including a photoelectric conversion region, a first transfer transistor coupled to the photoelectric conversion region, a first floating diffusion, a second floating diffusion, a second transfer transistor coupled between the first floating diffusion and the second floating diffusion to control access to the second floating diffusion, a third transfer transistor coupled to the photoelectric conversion region, a third floating diffusion coupled, a fourth floating diffusion, and a fourth transfer transistor coupled between the third floating diffusion and the fourth floating diffusion to control access to the fourth floating diffusion. The imaging device includes a first wiring layer including a first wiring connected to the second floating diffusion, a second wiring connected to the fourth floating diffusion, and a third wiring connected to ground and capacitively coupled with the first wiring and the second wiring.Type: GrantFiled: May 21, 2020Date of Patent: October 15, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Frederick Brady, Adarsh Basavalingappa, Taisuke Suwa, Michiel Timmermans, Sungin Hwang
-
Patent number: 12113078Abstract: A photodetector includes: a semiconductor substrate having a first main surface and a second main surface; a first semiconductor layer that is of a first conductivity type, and is included in the semiconductor substrate and closer to the first main surface than to the second main surface; a second semiconductor layer that is of a second conductivity type different from the first conductivity type, and is included in the semiconductor substrate and interposed between the first semiconductor layer and the second main surface; a multiplication region that causes avalanche multiplication to a charge generated in the semiconductor substrate through photoelectric conversion; a circuit region disposed alongside the first semiconductor layer in a direction parallel to the first main surface; at least one isolation transistor disposed in the circuit region; and an isolation region interposed between the first semiconductor layer and the circuit region.Type: GrantFiled: September 20, 2021Date of Patent: October 8, 2024Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Akito Inoue, Yuki Sugiura, Yutaka Hirose
-
Patent number: 12107049Abstract: A semiconductor device includes a lower memory stack disposed on a substrate and including lower gate electrodes and a lower staircase structure, an upper memory stack including upper gate electrodes and an upper staircase structure, a lower interlayer insulating layer doped with an impurity and covering the lower staircase structure, the lower interlayer insulating layer having a doping concentration gradually increasing toward the lower staircase structure, an upper interlayer insulating layer doped with an impurity and covering the upper staircase structure and the lower interlayer insulating layer, the upper interlayer insulating layer having a doping concentration gradually increasing toward the upper staircase structure and the lower interlayer insulating layer, lower contact plugs and upper contact plugs contacting the lower gate electrodes and the upper gate electrodes, respectively.Type: GrantFiled: September 22, 2021Date of Patent: October 1, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Younseok Choi, Byungsun Park, Youngil Lee, Jaechul Lee, Jiwoon Im
-
Patent number: 12107096Abstract: An imaging device includes a photoelectric conversion layer, a counter electrode provided above the photoelectric conversion layer, a pixel electrode that faces the counter electrode with the photoelectric conversion layer disposed between the counter electrode and the pixel electrode, and a contact plug covered with the pixel electrode and connected to the pixel electrode. The pixel electrode includes a first layer and a second layer provided on the first layer in contact with the first layer. A surface of the first layer that is in contact with the second layer has a protrusion that protrudes upward.Type: GrantFiled: April 16, 2021Date of Patent: October 1, 2024Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Morikazu Tsuno, Takanori Doi, Yoshinori Takami
-
Patent number: 12107095Abstract: One object of the present invention is to provide a solid-state imaging device, a method for fabricating a solid-state imaging device, and an electronic apparatus that implement both a wide dynamic range and a high sensitivity. A storage capacitor serving as a storage capacitance element includes a first electrode and a second electrode on a second substrate surface side. The first electrode is formed of a p+ region (the second conductivity type semiconductor region) formed in the surface of a second substrate surface of a substrate, and the second electrode is formed above the second substrate surface so as to be opposed at a distance to the first electrode in the direction perpendicular to the substrate surface. The first electrode and the second electrode are arranged so as to spatially overlap with a photoelectric conversion part in the direction perpendicular to the substrate surface.Type: GrantFiled: July 17, 2019Date of Patent: October 1, 2024Assignees: BRILLNICS SINGAPORE PTE. LTD., TOHOKU TECHNO ARCH CO., LTD.Inventors: Shunsuke Okura, Isao Takayanagi, Kazuya Mori, Ken Miyauchi, Shigetoshi Sugawa
-
Patent number: 12094926Abstract: Semiconductor devices and methods of forming a semiconductor device that includes a deep shielding pattern that may improve a reliability and/or a functioning of the device. An example method may include forming a wide band-gap semiconductor layer structure on a substrate, the semiconductor layer structure including a drift region that has a first conductivity type; forming a plurality of gate trenches in an upper portion of the semiconductor layer structure, the gate trenches spaced apart from each other, each gate trench having a bottom surface, a first sidewall, a second sidewall, and an upper opening; forming an obstruction over a portion of each gate trench that partially obscures the upper opening; and implanting dopants having a second conductivity type that is opposite the first conductivity type into the bottom surfaces of the gate trenches, where the dopants implanted into the bottom surface of the gate trenches form deep shielding patterns.Type: GrantFiled: August 14, 2020Date of Patent: September 17, 2024Assignee: Wolfspeed, Inc.Inventors: Daniel J. Lichtenwalner, Naeem Islam, Woongsun Kim, Sei-Hyung Ryu
-
Patent number: 12094978Abstract: An oxide semiconductor thin film transistor and a method of forming the oxide semiconductor thin film transistor are provided. The oxide semiconductor thin film transistor can include a semiconductor layer including a channel region, a source region and a drain region; a first gate insulating layer on the semiconductor layer; a gate electrode on the first gate insulating layer; a second gate insulating layer on the gate electrode; an auxiliary electrode on the second gate insulating layer; an interlayer insulating layer on the auxiliary electrode; and a source electrode and a drain electrode on the interlayer insulating layer, wherein the source region and the drain region being disposed at both sides of the channel region, wherein the gate electrode overlapping with the channel region, and the auxiliary electrode overlapping with the gate electrode.Type: GrantFiled: April 1, 2021Date of Patent: September 17, 2024Assignee: LG DISPLAY CO., LTD.Inventors: Hyuk Ji, Jin Chae Jeon, Jae Hyun Kim, Sun Young Choi, Mi Jin Jeong
-
Patent number: 12096658Abstract: Embodiments of the present disclosure provide a method of manufacturing a display panel and the display panel. The method of manufacturing the display panel includes providing an array substrate; forming an anode layer on the array substrate; forming a first pixel defining layer on the array substrate and the anode layer, wherein the first pixel defining layer includes a pixel opening exposing the anode layer; etching the first pixel defining layer to form a second pixel defining layer; forming a light-emitting layer covering the anode layer in an area of the pixel opening; forming a cathode layer on the light-emitting layer; and forming an encapsulation layer covering the cathode layer, the second pixel defining layer, and the array substrate.Type: GrantFiled: July 21, 2020Date of Patent: September 17, 2024Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTDInventor: Xingyong Zhang
-
Patent number: 12080760Abstract: An SiC semiconductor device includes an SiC semiconductor layer having a first main surface and a second main surface, a gate electrode embedded in a trench with a gate insulating layer, a source region of a first conductivity type formed in a side of the trench in a surface laver portion of the first main surface, a body region of a second conductivity type formed in a region at the second main surface side with respect to the source region in the surface layer portion of the first main surface, a drift region of the first conductivity type formed in a region at the second main surface side in the SiC semiconductor layer, and a contact region of the second conductivity type having an impurity concentration of not more than 1.0×1020 cm?3 and formed in the surface layer portion of the first main surface.Type: GrantFiled: August 5, 2019Date of Patent: September 3, 2024Assignee: ROHM CO., LTD.Inventors: Yuki Nakano, Masatoshi Aketa, Takui Sakaguchi, Yuichiro Nanen
-
Patent number: 12080762Abstract: A silicon carbide semiconductor device, including a semiconductor substrate containing silicon carbide, a bonding wire, and a surface electrode of an aluminum alloy containing silicon, the surface electrode being provided on a surface of the semiconductor substrate, and having a joint portion to which the bonding wire is bonded. The surface electrode has a plurality of silicon nodules formed therein, which include a number of the silicon nodules formed in the joint portion. One of the number of the silicon nodules is of a dendrite structure, and is included at an area percentage of at least 10% relative to a total area of the number of the silicon nodules in the joint portion.Type: GrantFiled: December 30, 2021Date of Patent: September 3, 2024Assignee: FUJI ELECTRIC CO., LTD.Inventors: Naoyuki Ohse, Makoto Utsumi