Patents Examined by Eva Yan Montalvo
-
Patent number: 10141286Abstract: Methods of manufacturing a semiconductor package are provided. The methods may include manufacturing a semiconductor chip in a first semiconductor manufacturing environment and mounting the semiconductor chip on an upper surface of a printed circuit board. The method may also include forming a molding member in a second semiconductor manufacturing environment that is different from the first semiconductor manufacturing environment, forming a capping member including a material different from the molding member and covering an exposed outer surface of the molding member, and attaching a carrier substrate onto the capping member. The semiconductor chip may be between the printed circuit board and the carrier substrate. The method may further include forming a redistribution line layer on a lower surface of the printed circuit board in a third semiconductor manufacturing environment, forming an external connection member on the redistribution line layer, and removing the carrier substrate.Type: GrantFiled: April 27, 2017Date of Patent: November 27, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Il Lee, Cha-Jea Jo, Ji-Hwang Kim
-
Patent number: 10104812Abstract: A semiconductor module includes a base plate having an inner region adjacent an edge region, a substrate attached to the inner region of the base plate and a heat sink on which the base plate is mounted so that the base plate is interposed between the substrate and the heat sink and at least part of the inner region of the base plate contacts the heat sink. The module further includes a stress relief mechanism configured to permit the base plate to bend away from the heat sink in the edge region responsive to a thermal load so that at least part of the inner region of the base plate remains in contact with the heat sink.Type: GrantFiled: September 1, 2011Date of Patent: October 16, 2018Assignee: Infineon Technologies AGInventors: Reinhold Bayerer, Georg Borghoff
-
Patent number: 9887333Abstract: A light emitting device includes: an element mounting board having a base and conductive patterns disposed on a main surface of the base, and each having one or more element mounting areas and one or more external connection areas; conductive patterns each having first and second conductive layers which is made of a different material from that of the first conductive layer, and disposed in this order starting from the base side; element mounting areas, on which the light emitting elements are mounted, having the first conductive layer that is not covered by the second conductive layer; external connection areas having the first conductive layer in which an outer edge is exposed from the second conductive layer; a light reflecting component integrally covers the element mounting areas and lateral surfaces of the light emitting elements; and a light-transmissive component exposing the external connection areas.Type: GrantFiled: November 21, 2016Date of Patent: February 6, 2018Assignee: Nichia CorporationInventor: Yoshiyuki Ide
-
Patent number: 9012307Abstract: A method of forming a two terminal device. The method includes forming a first dielectric material overlying a surface region of a substrate. A bottom wiring material is formed overlying the first dielectric material and a switching material is deposited overlying the bottom wiring material. The bottom wiring material and the switching material is subjected to a first patterning and etching process to form a first structure having a top surface region and a side region. The first structure includes at least a bottom wiring structure and a switching element having a first side region, and a top surface region including an exposed region of the switching element. A second dielectric material is formed overlying at least the first structure including the exposed region of the switching element. The method forms an opening region in a portion of the second dielectric layer to expose a portion of the top surface region of the switching element.Type: GrantFiled: July 13, 2010Date of Patent: April 21, 2015Assignee: Crossbar, Inc.Inventors: Sung Hyun Jo, Scott Brad Herner
-
Patent number: 8987696Abstract: According to one embodiment, a resistance change memory includes a first interconnect line extending in a first direction, a second interconnect line extending in a second direction intersecting with the first direction, a cell unit which is provided at the intersection of the first interconnect line and the second interconnect line and which includes a memory element and a non-ohmic element that are connected in series. The non-ohmic element has a first semiconductor layer which includes at least one diffusion buffering region and a conductive layer adjacent to the first semiconductor layer. The diffusion buffering region is different in crystal structure from a semiconductor region except for the diffusion buffering region in the first semiconductor layer.Type: GrantFiled: July 5, 2013Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Sonehara, Nobuaki Yasutake
-
Patent number: 8963309Abstract: A semiconductor device includes a first substrate. A first semiconductor die is mounted to the first substrate. A bond wire electrically connects the first semiconductor die to the first substrate. A first encapsulant is deposited over the first semiconductor die, bond wire, and first substrate. The first encapsulant includes a penetrable, thermally conductive material. In one embodiment, the first encapsulant includes a viscous gel. A second substrate is mounted over a first surface of the first substrate. A second semiconductor die is mounted to the second substrate. The second semiconductor die is electrically connected to the first substrate. The first substrate is electrically connected to the second substrate. A second encapsulant is deposited over the first semiconductor die and second semiconductor die. An interconnect structure is formed on a second surface of the first substrate, opposite the first surface of the first substrate.Type: GrantFiled: July 13, 2011Date of Patent: February 24, 2015Assignee: STATS ChipPAC, Ltd.Inventors: Byung Tai Do, Seng Guan Chow, Heap Hoe Kuan, Linda Pei Ee Chua, Rui Huang
-
Patent number: 8952474Abstract: Provided is a method of fabricating a backside illuminated image sensor that includes providing a device substrate having a frontside and a backside, where pixels are formed at the frontside and an interconnect structure is formed over pixels, forming a re-distribution layer (RDL) over the interconnect structure, bonding a first glass substrate to the RDL, thinning and processing the device substrate from the backside, bonding a second glass substrate to the backside, removing the first glass substrate, and reusing the first glass substrate for fabricating another backside-illuminated image sensor.Type: GrantFiled: October 4, 2012Date of Patent: February 10, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuan-Chieh Huang, Dun-Nian Yaung, Chih-Jen Wu, Chen-Ming Huang
-
Patent number: 8952550Abstract: The invention relates to a ball-limiting metallurgy stack for an electrical device that contains at least one copper layer disposed upon a Ti adhesion metal layer. The ball-limiting metallurgy stack resists Sn migration toward the upper metallization of the device.Type: GrantFiled: January 12, 2010Date of Patent: February 10, 2015Assignee: Intel CorporationInventors: Madhav Datta, Dave Emory, Subhash M. Joshi, Susanne Menezes, Doowon Suh
-
Patent number: 8946694Abstract: An organic light emitting display device includes a substrate, a light emitting diode disposed on the substrate, and a balance electrode insulated from the light emitting diode and from each of the first and second electrodes. The light emitting diode includes a first electrode, a second electrode facing the first electrode, and an organic light emitting layer disposed between the first electrode and the second electrode. The balance electrode maintains a hole-electron charge balance within the organic light emitting layer by varying the amount of electrons and holes that are injected into the organic light emitting layer from the first and second electrodes by varying an electric potential applied to the balance electrode.Type: GrantFiled: March 1, 2013Date of Patent: February 3, 2015Assignee: Samsung Display Co., Ltd.Inventors: Kiseo Kim, Daesung Choi
-
Patent number: 8941108Abstract: A method performs electrical testing and assembly of an electronic device on a wafer and comprising a pad made in an oxide layer covered by a passivation layer. The method includes connecting the electronic device to a testing apparatus; providing said electronic device with a metallization layer extending on the passivation layer from the pad to a non-active area of said wafer. The method comprises-performing the electrical testing on wafer of the electronic device by placing a probe of on a portion of the extended metallization layer; performing the cut of said wafer, reducing the extension of the metallization layer to the edge of the electronic device; embedding the device inside a package, forming on the metallization layer an electrical connection configured to connect the metallization layer to a circuit in said package.Type: GrantFiled: December 20, 2012Date of Patent: January 27, 2015Assignee: STMicroelectronics S.r.l.Inventor: Alberto Pagani
-
Patent number: 8912583Abstract: The present invention provides a thin-film transistor manufactured on a transparent substrate having a structure of a top gate type crystalline silicon thin-film transistor in which a light blocking film, a base layer, a crystalline silicon film, a gate insulating film, and a gate electrode film arranged not to overlap at least a channel region are sequentially formed on the transparent substrate; wherein the channel region having channel length L, LDD regions having LDD length d on both sides of the channel region, a source region, and a drain region are formed in the crystalline silicon film; the light blocking film is divided across the channel region; and interval x between the divided light blocking films is equal to or larger than channel length L and equal to or smaller than a sum of channel length L and a double of LDD length d (L+2d). Thereby, the cost for manufacturing the thin-film transistor is low, and the photo leak current of the thin-film transistor is suppressed.Type: GrantFiled: November 14, 2012Date of Patent: December 16, 2014Assignee: NLT Technologies, Ltd.Inventors: Shigeru Mori, Takahiro Korenari, Hiroshi Tanabe
-
Patent number: 8901638Abstract: A trench-gate semiconductor device is disclosed, in which the player (10,6) which forms the body region (in a n-channel device) extends adjacent the trench (4) deeper into the device, to lie adjacent a lower trench electrode (3b, 3c). Since the p-layer extension (6) forms part of the channel, it must be very low doped, in order not to increase unduly the channel resistance in the on-state. The replacement of some of the out-diffusion resistance in the drift region by the (smaller) channel resistance results in a lower over-all Rdson. In the off-state, the p-layer forms, together with the underlying n-drift layer, a non-abrupt function, so that the depletion region in the off-state extends closer to the top surface (2) than for a conventional RSO trench-MOS, being split between the p- and n-layers, rather than all being in the n-drift region.Type: GrantFiled: July 27, 2009Date of Patent: December 2, 2014Assignee: NXP B.V.Inventors: Steven Thomas Peake, Phil Rutter
-
Patent number: 8865514Abstract: The concentration of a constituent within a chalcogenide film used to form a chalcogenide containing semiconductor may be adjusted post deposition by reacting the chalcogenide film with a material in contact with the chalcogenide film. For example, a chalcogenide film containing tellurium may be coated with a titanium layer. Upon the application of heat, the titanium may react with the tellurium to a controlled extent to reduce the concentration of tellurium in the chalcogenide film.Type: GrantFiled: November 9, 2010Date of Patent: October 21, 2014Assignee: Micron Technology, Inc.Inventors: Davide Erbetta, Camillo Bresolin, Silvia Rossini
-
Patent number: 8859409Abstract: A semiconductor component includes a semiconductor body having a first side and a second side opposite the first side. In the semiconductor body, a dopant region is formed by a dopant composed of an oxygen complex. The dopant region extends over a section L having a length of at least 10 ?m along a direction from the first side to the second side. The dopant region has an oxygen concentration in a range of 1×1017 cm?3 to 5×1017 cm?3 over the section L.Type: GrantFiled: September 13, 2012Date of Patent: October 14, 2014Assignee: Infineon Technologies AGInventors: Thomas Neidhart, Franz Josef Niedernostheide, Hans-Joachim Schulze, Werner Schustereder, Alexander Susiti
-
Patent number: 8860151Abstract: A semiconductor device includes a gate structure over a substrate. The device further includes an isolation feature in the substrate and adjacent to an edge of the gate structure. The device also includes a spacer overlying a sidewall of the gate structure. The spacer has a bottom lower than a top surface of the substrate.Type: GrantFiled: March 1, 2013Date of Patent: October 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sheng-Ching Chen, Kuang-Hsin Chen, Bor-Zen Tien, Tzong-Sheng Chang
-
Patent number: 8841703Abstract: A semiconductor structure includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer and is different from the first III-V compound layer in composition. A carrier channel is located between the first III-V compound layer and the second III-V compound layer. A source feature and a drain feature are disposed on the second III-V compound layer. A gate electrode is disposed over the second III-V compound layer between the source feature and the drain feature. A fluorine region is embedded in the second III-V compound layer under the gate electrode. A gate dielectric layer is disposed over the second III-V compound layer. The gate dielectric layer has a fluorine segment on the fluorine region and under at least a portion of the gate electrode.Type: GrantFiled: November 16, 2011Date of Patent: September 23, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: King-Yuen Wong, Chen-Ju Yu, Fu-Wei Yao, Chun-Wei Hsu, Jiun-Lei Jerry Yu, Chih-Wen Hsiung, Fu-Chih Yang
-
Patent number: 8809148Abstract: A nonvolatile memory device has a combination of FLOTOX EEPROM nonvolatile memory arrays. Each FLOTOX-based nonvolatile memory array is formed of FLOTOX-based nonvolatile memory cells that include at least one floating gate tunneling oxide transistor such that a coupling ratio of the control gate to the floating gate of the floating gate tunneling oxide transistor is from approximately 60% to approximately 70% and a coupling ratio of the floating gate to the drain region of the floating gate tunneling oxide transistor is maintained as a constant of is from approximately 10% to approximately 20% and such that a channel length of the channel region is decreased such that during the programming procedure a negative programming voltage level is applied to the control gate and a moderate positive programming voltage level is applied to the drain region to prevent the moderate positive programming voltage level from exceeding a drain-to-source breakdown voltage.Type: GrantFiled: September 19, 2011Date of Patent: August 19, 2014Assignee: Aplus Flash Technology, Inc.Inventors: Peter Wung Lee, Fu-Chang Hsu
-
Patent number: 8810005Abstract: A bipolar device with an entirely monocrystalline intrinsic base to extrinsic base link-up region. To form the device, a first extrinsic base layer, which is amorphous or polycrystalline, is deposited such that it contacts an edge portion of a monocrystalline section of an intrinsic base layer through an opening in a dielectric layer. A second extrinsic base layer is deposited on the first. An anneal is performed, either before or after deposition of the second extrinsic base layer, so that the extrinsic base layers are monocrystalline. An opening is formed through the extrinsic base layers to a dielectric landing pad aligned above a center portion of the monocrystalline section of the intrinsic base layer. The dielectric landing pad is removed and a semiconductor layer is grown epitaxially on exposed monocrystalline surfaces of the extrinsic and intrinsic base layers, thereby forming the entirely monocrystalline intrinsic base to extrinsic base link-up region.Type: GrantFiled: March 1, 2013Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Renata A. Camillo-Castillo, Peng Cheng, Peter B. Gray, Vibhor Jain, Vikas K. Kaushal, Marwan H. Khater
-
Patent number: 8803221Abstract: In one embodiment, a nonvolatile semiconductor memory device includes a substrate; a tunnel insulating film on the substrate; a charge storage layer on the tunnel insulating film; a block insulating film on the charge storage layer; a first element isolation insulating film in an element isolation trench in the substrate, having a bottom surface lower than an interface between the substrate and the tunnel insulating film, and having a top surface lower than an interface between the charge storage layer and the block insulating film; a second element isolation insulating film on the first element isolation insulating film, protruding to a top surface of the block insulating film, in contact with a side surface of the block insulating film, and having a higher Si concentration than the block insulating film; and a control gate electrode on the block insulating film and on the second element isolation insulating film.Type: GrantFiled: September 13, 2011Date of Patent: August 12, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Tetsuya Kai, Yoshio Ozawa
-
Patent number: 8796122Abstract: A method of fabricating a display device is provided. The method includes providing a substrate having a pixel region and a circuit region located at the periphery of the pixel region. A first semiconductor layer and a second semiconductor layer are formed on the pixel region and on the circuit region, respectively. The first semiconductor layer may be selectively surface treated to increase the density of lattice defects in a surface of the first semiconductor layer.Type: GrantFiled: June 30, 2005Date of Patent: August 5, 2014Assignee: Samsung Display Co., Ltd.Inventors: Eui-Hoon Hwang, Deuk-Jong Kim