Abstract: According to one embodiment, a magnetoresistive element manufacturing method is provided. In this magnetoresistive element manufacturing method, a first ferromagnetic layer, tunnel barrier layer, and second ferromagnetic layer are sequentially formed on a substrate. A conductive hard mask is formed on the second ferromagnetic layer. The hard mask is patterned. A hard layer is formed on the side surface of the hard mask. The second ferromagnetic layer, tunnel barrier layer, and first ferromagnetic layer are processed by IBE in an oblique direction by using the hard mask and hard layer as masks. The IBE etching rate of the hard layer is lower than that of the hard mask.
Abstract: A first insulating film is formed above a semiconductor substrate with a device isolation insulating film defining a device region, a gate electrode and source/drain region formed. The first insulating film is etched, leaving the first insulating film in a recess formed in an edge of the device isolation insulating film. A second insulating film applying a stress to the semiconductor substrate is formed after etching the first insulating film.
Abstract: A semiconductor package including a protection layer, a plurality of semiconductor chips stacked on the protection layer, an inner encapsulant disposed on the protection layer to surround side surfaces of the semiconductor chips, and a terminal disposed to be buried in an upper portion of the inner encapsulant. Herein, each of the semiconductor chips includes an active surface, an inactive surface opposite to the active surface, and a chip pad disposed on a portion of the active surface, and an upper surface of the terminal is exposed from an upper surface of the inner encapsulant.
Abstract: In one embodiment, a solid-state image capturing element of an embodiment has: a semiconductor substrate; a photodiode formed on the semiconductor substrate; a capacitor formed on the semiconductor substrate and including a first electrode layer, an insulating layer, and a second electrode layer which are stacked in sequence; a transistor formed on the semiconductor substrate and including a floating gate and a control gate; and a first electrode portion electrically connecting the second electrode layer and an n-type diffusion layer or a p-type diffusion layer constituting the photodiode. Further, the first electrode layer of the capacitor is constituted by the floating gate of the transistor, and the second electrode layer of the capacitor and the control gate of the transistor are discontinuous.
Abstract: A method for forming a tileable detector array is presented.
Type:
Grant
Filed:
November 30, 2010
Date of Patent:
February 25, 2014
Assignee:
General Electric Company
Inventors:
John Eric Tkaczyk, Lowell Scott Smith, Charles Edward Baumgartner, Robert Gideon Wodnicki, Rayette Ann Fisher, Charles Gerard Woychik, Robert Stephen Lewandowski
Abstract: A semiconductor device having a super junction structure includes: multiple first columns extending in a current flowing direction; and multiple second columns extending in the current flowing direction. The first and second columns are alternately arranged in an alternating direction. Each first column provides a drift layer. The first and second columns have a boundary therebetween, from which a depletion layer expands in case of an off-state. At least one of the first columns and the second columns have an impurity dose, which is inhomogeneous by location with respect to the alternating direction.
Abstract: A method of manufacturing a memory device includes forming a first dielectric layer over a substrate, forming a charge storage element over the first dielectric layer and forming an inter-gate dielectric over the charge storage element. The method also includes depositing a silicon control gate layer over the inter-gate dielectric using a reactant that contains chlorine.
Type:
Grant
Filed:
January 31, 2012
Date of Patent:
February 11, 2014
Assignee:
Spansion LLC
Inventors:
Rinji Sugino, Yider Wu, Minh Van Ngo, Jeffrey Sinclair Glick, Kuo Tung Chang
Abstract: Structures and methods of forming self aligned silicided contacts are disclosed. The structure includes a gate electrode disposed over an active area, a liner disposed over the gate electrode and at least a portion of the active area, an insulating layer disposed over the liner. A first contact plug is disposed in the insulating layer and the liner, the first contact plug disposed above and in contact with a portion of the active area, the first contact plug including a first conductive material. A second contact plug is disposed in the insulating layer and the liner, the second contact plug disposed above and in contact with a portion of the gate electrode, the second contact plug includes the first conductive material. A contact material layer is disposed in the active region, the contact material layer disposed under the first contact plug and includes the first conductive material.
Abstract: A microelectronic component package includes a plurality of electrical leads which are coupled to a microelectronic component and which have exposed lengths extending outwardly beyond a peripheral edge of an encapsulant. A plurality of terminals may be positioned proximate a terminal face of the encapsulant and these terminals may be electrically coupled to the same leads. This can facilitate connection of the microelectronic component to a substrate using the leads as a conventional leaded package. The terminals, however, can facilitate stacking of the leaded package with one or more additional microelectronic components, e.g., a BGA package.
Type:
Grant
Filed:
March 27, 2007
Date of Patent:
January 28, 2014
Assignee:
Micron Technology, Inc.
Inventors:
Eng Meow Koon, Low Siu Waf, Chan Min Yu, Chia Yong Poo, Ser Bok Leng, Zhou Wei
Abstract: A repairable memory cell in accordance with one or more embodiments of the present disclosure includes a storage element positioned between a first and a second electrode, and a repair element positioned between the storage element and at least one of the first electrode and the second electrode.
Abstract: A light emitting device includes a silicon substrate having a (100) upper surface. The (100) upper surface has a recess, the recess being defined in part by (111) surfaces of the silicon substrate. The light emitting device includes a GaN crystal structure over one of the (111) surfaces which has a non-polar plane and a first surface along the non-polar plane. Light emission layers over the first surface have at least one quantum well comprising GaN.
Type:
Grant
Filed:
June 8, 2011
Date of Patent:
January 7, 2014
Assignee:
SiPhoton Inc.
Inventors:
Shaoher X. Pan, Jay Chen, Justin A. Payne, Michael Heuken
Abstract: An electronic device and manufacturing thereof. One embodiment provides a semiconductor chip having a control electrode and a first load electrode on a first surface and a second load electrode on a second surface. A first lead is electrically coupled to the control electrode. A second lead is electrically coupled to the first load electrode. A third lead is electrically coupled to the first load electrode, the third lead being separate from the second lead. A fourth lead is electrically coupled to the second load electrode, the second and third leads being arranged between the first and fourth leads.
Type:
Grant
Filed:
August 27, 2012
Date of Patent:
December 31, 2013
Assignee:
Infineon Technologies AG
Inventors:
Ralf Otremba, Marco Seibt, Uwe Kirchner, Wolfgang Peinhopf, Michael Treu, Andreas Schloegl, Mario Veldvoss
Abstract: According to an embodiment of the present invention, a thin film transistor array panel includes a gate line and a data line insulated from each other an insulating substrate where the gate line and the data line cross each other to define a pixel region, a thin film transistor (TFT) disposed at an intersection of the gate line and the data line, a floating electrode where at least a portion of the floating electrode overlaps the data line, and a pixel electrode disposed at the pixel region where the pixel electrode is connected to the TFT and overlaps the at least a portion of the floating electrode.
Abstract: The present disclosure, which is directed to ultra-thin-body-and-BOX and Double BOX fully depleted SOI devices having an epitaxial diffusion-retarding semiconductor layer that slows dopant diffusion into the SOI channel, and a method of making these devices. Dopant concentrations in the SOI channels of the devices of the present disclosure having an epitaxial diffusion-retarding semiconductor layer between the substrate and SOI channel are approximately 50 times less than the dopant concentrations measured in SOI channels of devices without the epitaxial diffusion-retarding semiconductor layer.
Type:
Grant
Filed:
November 8, 2010
Date of Patent:
December 31, 2013
Assignee:
International Business Machines Corporation
Inventors:
Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Pranita Kulkarni, Ghavam G. Shahidi
Abstract: An asymmetric non-volatile memory bitcell is described. The bitcell comprises source and drain regions comprising carriers of the same conductivity type. A floating gate rests on top of the well, and extends over a channel region, and at least a portion of the source and drain regions. The drain region comprises additional carriers of a second conductivity type, allowing band to band tunneling. The source region comprises additional carriers of a first conductivity type, thereby increasing source-gate capacitance. Thus, the bitcell incorporates a select device, thereby decreasing the overall size of the bitcell. The bitcell may be created without any additional CMOS process steps, or through the addition of a single extra mask step.
Abstract: A sintered body including an oxide that includes In, Ga and Zn at the following atomic ratio and includes a compound having as a main component a homologous crystal structure represented by InGaO3(ZnO): 0.28?Zn/(In+Zn+Ga)?0.38 0.18?Ga/(In+Zn+Ga)?0.28.
Abstract: An integrated circuit package system includes a substrate, forming a resist layer having an elongated recess over the substrate, forming a via in the substrate below the elongated recess, and forming an elongated bump in the elongated recess over the via.
Abstract: A high melting point soldering layer includes a low melting point metal layer, a first high melting point metal layer disposed on a surface of the low melting point metal layer, and a second high melting point metal layer disposed at a back side of the low melting point metal layer. The low melting point metal layer, the first high melting point metal layer, and the second high melting point metal layer are mutually alloyed by transient liquid phase bonding, by annealing not less than a melting temperature of the low melting point metal layer, diffusing the metal of the low melting point metal layer into an alloy of the first high melting point metal layer and the second high melting point metal layer. The high melting point soldering layer has a higher melting point temperature than that of the low melting point metal layer.
Type:
Grant
Filed:
November 9, 2010
Date of Patent:
November 26, 2013
Assignees:
Rohm Co., Ltd., The Board of Trustees of the University of Arkansas
Inventors:
Takukazu Otsuka, Keiji Okumura, Brian Lynn Rowden
Abstract: A method of manufacturing an organic EL display unit and an organic EL display unit capable of improving light emitting efficiency and life of blue are provided. A hole injection layer are formed on a lower electrode. For a red organic EL device and a green organic EL device, a hole transport layer, a red light emitting layer, and a green light emitting layer made of a polymer material are formed. A hole transport layer made of a low molecular material is formed on the hole injection layer of a blue organic EL device. A blue light emitting layer made of a low molecular material is formed on the red light emitting layer, the green light emitting layer, and the hole transport layer for the blue organic EL device. An electron transport layer, an electron injection layer, and an upper electrode are sequentially formed on the blue light emitting layer.
Abstract: Disclosed herein is an organic EL display device including, on a substrate: lower electrodes; first hole injection/transport layers; second organic light-emitting layers of colors other than blue; a blue first organic light-emitting layer; electron injection/transport layers; and an upper electrode.