Patents Examined by Henry Tsai
-
Patent number: 11978422Abstract: Embodiments relate to a billboard circuit that stores context information received from various component circuits in an electronic device. The context information indicates an operating status of the corresponding component circuit, system or shared resources. The stored context information may be retrieved by one or more component circuits when events (e.g., turning on of a component circuit) are detected. By using the billboard circuit, a component circuit may detect changes in the operating status of other components circuits and configure or update its operations even when the changes occurred while the component circuit was asleep or disabled. The billboard circuit may monitor updating of the context information by the component circuit and initiate notification to other components circuits when certain entries of the context information is updated.Type: GrantFiled: August 8, 2022Date of Patent: May 7, 2024Assignee: Apple Inc.Inventors: Helena Deirdre O'Shea, Matthias Sauer, Jorge L. Rivera Espinoza
-
Patent number: 11979257Abstract: A module for managing communication among instrumentation and control devices associated with a system, and a method for using the module, enable interconnection of various devices across multiple network buses, and filtering of messages travelling between devices on disparate buses. Buses may be established wirelessly in addition to via wired connections. Additional devices may connect to a pluggable terminal interface integrated with the module. The terminal interface may connect to a configurable variety of interconnecting circuits appropriate for various types of terminal devices. An associated user interface may enable a user to configure various parameters pertaining to connected devices, including alerts to be issued when certain parameters exceed thresholds, and actions to be taken upon issuance of such alerts.Type: GrantFiled: June 2, 2023Date of Patent: May 7, 2024Assignee: Airmar Technology CorporationInventors: Marshal W. Linder, Alan J. Testani
-
Patent number: 11977504Abstract: An information handling system may include a host system, a management controller configured to provide out-of-band management of the information handling system, and a network interface including a network interface storage resource. The management controller may be configured to: receive, from the host system, information relating to installation of a network interface operating system; transmit the information to the network interface; and cause the network interface to install the network interface operating system onto the network interface storage resource.Type: GrantFiled: April 26, 2022Date of Patent: May 7, 2024Assignee: Dell Products L.P.Inventors: Deepaganesh Paulraj, Sandesh Hadhimane Balakrishna, Jon Vernon Franklin, Sanjay Rao, Chandran Venkatachalam
-
Patent number: 11977502Abstract: A monolithic integrated circuit that supports multiple industrial Ethernet protocols, fieldbus protocols, and industrial application processing, thereby providing a single hardware platform that may be used to build various automation devices/equipment implemented in an industrial network, such as controllers, field devices, network communication nodes, etc.Type: GrantFiled: August 6, 2018Date of Patent: May 7, 2024Assignee: Schneider Electric Industries SASInventors: Patrice Jaraudias, Jean-Jacques Adragna, Antonio Chauvet, Gary R. Ware
-
Patent number: 11977505Abstract: A system, method, and computer-readable medium for performing a data center connectivity management operation. The connectivity management operation includes: providing a data center asset with an embedded data center asset client module and a passthrough device; establishing a secure communication channel between the embedded data center asset client module and a connectivity management system; exchanging information between the embedded data center asset client module and the connectivity management system via the secure communication channel between the connectivity management system client and the connectivity management system, the information including an operating system image; and, provisioning an operating system to the data center asset via the embedded data center asset client module and the passthrough device.Type: GrantFiled: July 29, 2022Date of Patent: May 7, 2024Assignee: Dell Products L.P.Inventors: Christopher Atkinson, Eric Williams, Michael E. Brown, Jason Shaw
-
Patent number: 11971758Abstract: A communication device insertable into an external electronic device is provided.Type: GrantFiled: November 30, 2021Date of Patent: April 30, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jisang Kim, Jinsu Kim, Chunsoo Lee, Soonin Jeong, Jinchul Choi
-
Patent number: 11971845Abstract: An encapsulation block for a digital signal processing (DSP) block. The encapsulation block includes DSP block having an input terminal, an output terminal, and an input clock. The encapsulation block also includes pacing control network operatively connected with the input terminal, the output terminal, and the input clock of the DSP block. The input terminal of the DSP block is configured to receive a samples-in data stream inputted at a predefined clock period defined by the input clock. The output terminal of the DSP block is configured to receive a samples-out data stream outputted at a predefined paced parameter. The pacing control network is configured to control data flow at the samples-in data stream and the samples-out data stream independently of the DSP block.Type: GrantFiled: June 16, 2022Date of Patent: April 30, 2024Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: David D. Moser, Christopher N. Peters, Daniel L. Stanley, Umair Aslam, Elizabeth J. Williams, Angelica Sunga
-
Patent number: 11972141Abstract: A method for data transmission and a data-processing circuit are provided. The data-processing circuit includes a memory that implements a buffer and a controller for controlling an operation of the data-processing circuit. When the data-processing circuit receives input data, data-hot-bits are used to address multiple data blocks of the input data. After analyzing the data-hot-bits, a starting address and a data length of each of the data blocks can be obtained. The input data is written to the buffer according to information analyzed from the data-hot-bits, and the data-hot-bits achieve an effect of masking the dummy data address. Further, data dependency among the data blocks can be confirmed by comparing the data-hot-bits with respect to each of the data blocks before the data blocks are written to the buffer.Type: GrantFiled: April 13, 2022Date of Patent: April 30, 2024Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Yun-Teng Cheng, Hua-Juan Zhang
-
Patent number: 11971798Abstract: An operation management apparatus (1) includes: a storage unit (11) that stores a plurality of pieces of communication definition information (111), and a plurality of pieces of service definition information (112); a reception unit (12) that receives at least one designation of the service definition information (112) from among the plurality of pieces of service definition information (112); a first specification unit (13) that specifies the communication definition information (111) included in the designated service definition information (112) from among the plurality of pieces of service definition information (112) as specific communication definition information; a second specification unit (14) that specifies the system element of the communication destination defined in the specific communication definition information as a specific system element; and a generation unit (15) that generates output information including the specific system element.Type: GrantFiled: July 2, 2020Date of Patent: April 30, 2024Assignee: NEC CORPORATIONInventor: Koichi Yoshida
-
Patent number: 11971831Abstract: An apparatus has first-in, first-out buffer circuitry to transfer data from a source domain to a sink domain across a clock domain boundary. The FIFO buffer circuitry has data transfer circuitry; source domain and sink domain data transfer control circuitry to maintain state vectors indicative of a state of the FIFO buffer circuitry in the respective domain; and synchronisation circuitry in each of the source domain and the sink domain to stabilise a signal received from the other of the source domain and the sink domain and to store the received state vector. The synchronisation circuitry is clock-gated by an enable signal and the synchronisation circuitry is responsive to a change in the state of the FIFO buffer circuitry in the respective domain to advance the respective state vector by controlling the enable signal to enable output of elements of the received state vector.Type: GrantFiled: December 8, 2022Date of Patent: April 30, 2024Assignee: Arm LimitedInventor: Julian Katenbrink
-
Patent number: 11966348Abstract: Methods of operating a serial data bus divide series of data bits into sequences of one or more bits and encode the sequences as N-level symbols, which are then transmitted at multiple discrete voltage levels. These methods may be utilized to communicate over serial data lines to improve bandwidth and reduce crosstalk and other sources of noise.Type: GrantFiled: January 28, 2019Date of Patent: April 23, 2024Assignee: NVIDIA Corp.Inventors: Donghyuk Lee, James Michael O'Connor
-
Patent number: 11966354Abstract: Methods and apparatus for processing signals captured by one or more sensors are disclosed. An example method includes receiving a first signal from a control circuit, the first signal including control data associated with the one or more sensors, recovering a fixed frequency clock signal and a control signal from the first signal, generating a spread spectrum clock signal based on the fixed frequency clock signal, receiving a sensor data signal based at least in part on data captured by the one or more sensors, the spread spectrum clock signal, and the control signal, retiming the sensor data signal based at least in part on the spread spectrum clock signal and the fixed frequency clock signal, and generating an output signal based on the retimed sensor data signal.Type: GrantFiled: November 4, 2022Date of Patent: April 23, 2024Assignee: Aeonsemi, Inc.Inventors: Ky-Anh Tran, Yunteng Huang, Tao Mai
-
Patent number: 11966352Abstract: An information handling system with modular riser components for receiving expansion cards having various requirements. The system includes a riser body assembly having a common support structure for receiving expansion cards. The common support structure may be coupled to different expansion structures to provide support of expansion cards having requirements that would not be met by the common support structure alone.Type: GrantFiled: October 8, 2020Date of Patent: April 23, 2024Assignee: Dell Products L.P.Inventors: Yu-Feng Lin, Hao-Cheng Ku, Yi-Wei Lu
-
Patent number: 11966345Abstract: Implementations of the present disclosure are directed to systems and methods for reducing design complexity and critical path timing challenges of credit return logic. A wide bus supports simultaneous transmission of multiple flits, one per lane of the wide bus. A source device transmitting flits on a wide bus selects from among multiple credit return options to ensure that only one of the multiple flits being simultaneously transmitted includes a credit return value. In some example embodiments, the receiving device checks only the flit of one lane of the wide bus (e.g., lane 0) for credit return data. In other example embodiments, the receiving device uses a bitwise-OR to combine the credit return data of all received flits in a single cycle.Type: GrantFiled: December 20, 2022Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventor: Tony Brewer
-
Patent number: 11960392Abstract: A first configurable address decoder can be coupled between a source node and a first interconnect fabric, and a second address decoder can be coupled between the first interconnect fabric and a second interconnect fabric. The first address decoder can be configured with a first address mapping table that can map a first set of address ranges to a first set of target nodes connected to the first interconnect fabric. The second address decoder can be configured with a second address mapping table that can map a second set of address ranges to a second set of target nodes connected to the second interconnect fabric. The second address decoder can be part of the first set of target nodes. The first address decoder and the second address decoder can be configured or re-configured to determine different routes for a transaction from the source node to a target node in the second set of target nodes via the first and second interconnect fabrics.Type: GrantFiled: December 7, 2021Date of Patent: April 16, 2024Assignee: Amazon Technologies, Inc.Inventors: Guy Nakibly, Dan Saad, Yaniv Shapira, Erez Izenberg
-
Patent number: 11960435Abstract: A semiconductor package for skew matching in a die-to-die interface, including: a first die; a second die aligned with the first die such that each connection point of a first plurality of connection points of the first die is substantially equidistant to a corresponding connection point of a second plurality of connection points of the second die; and a plurality of connection paths of a substantially same length, wherein each connection path of the plurality of connection paths couples a respective connection point of the first plurality of connection points to the corresponding connection point of the second plurality of connection points.Type: GrantFiled: March 10, 2022Date of Patent: April 16, 2024Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Pradeep Jayaraman, Dean Gonzales, Gerald R. Talbot, Ramon A. Mangaser, Michael J. Tresidder, Prasant Kumar Vallur, Srikanth Reddy Gruddanti, Krishna Reddy Mudimela Venkata, David H. McIntyre
-
Patent number: 11960439Abstract: Methods and apparatus for scalable MCTP infrastructure. A system is split into independent MCTP domains, wherein each MCTP domain uses Endpoint Identifiers (EIDs) for endpoint devices within the MCTP domain in a manner similar to conventional MCTP operations. A new class of MCTP devices (referred to as a Domain Controllers) is provided to enable inter-domain communication and communication with global devices. Global traffic originators or receivers like a BMC (Baseboard Management Controller), Infrastructure Processing Unit (IPU), Smart NIC (Network Interface Card), Debugger, or PROT (Platform Root or Trust) discover and establish two-way communication through the Domain Controllers to any of the devices in the target domain(s). The Domain Controllers are configured to implement tunneled connections between global devices and domain endpoint devices.Type: GrantFiled: March 9, 2022Date of Patent: April 16, 2024Assignee: Intel CorporationInventors: Janusz Jurski, Myron Loewen, Mariusz Oriol, Patrick Schoeller, Jerry Backer, Richard Marian Thomaiyar, Eliel Louzoun, Piotr Matuszczak
-
Patent number: 11960416Abstract: Techniques including a memory controller with a set of memory channel queues, wherein memory channel queues of the set of memory channel queues correspond to memory channels to access a set of memory modules, a first arbitration module, and a second arbitration module. The memory controller is configured to receive a first memory request from the peripheral and place one or more portions of the first memory request in the memory channel queues of the set of memory channel queues. The first arbitration module is configured to determine an arbitration algorithm, select a first memory channel queue based on the arbitration algorithm, present the one or more portions of the first memory request in the selected first memory channel queue to the second arbitration module, and output the presented one or more portions of the first memory request based on a selection by the second arbitration module.Type: GrantFiled: December 21, 2021Date of Patent: April 16, 2024Assignee: Texas Instruments IncorporatedInventors: Daniel Brad Wu, Abhishek Shankar, Mihir Narendra Mody, Gregory Raymond Shurtz, Jason A. T. Jones, Hemant Vijay Kumar Hariyani
-
Patent number: 11960421Abstract: The present disclosure discloses example operation accelerators and compression methods. One example operation accelerator performs operations, including storing, in a first buffer, first input data. In a second buffer, weight data can be stored. A computation result is obtained by performing matrix multiplication on the first input data and the weight data by an operation circuit connected to the input buffer and the weight buffer. The computation result is compressed by a compression module to obtain compressed data. The compressed data can be stored into a memory outside the operation accelerator by a direct memory access controller (DMAC) connected to the compression module.Type: GrantFiled: March 29, 2021Date of Patent: April 16, 2024Assignee: Huawei Technologies Co., Ltd.Inventors: Baoqing Liu, Hu Liu, Qinglong Chen
-
Patent number: 11960420Abstract: Systems and methods for direct memory control operations on memory data structures. In one implementation, a processing device receives, from a component of an application runtime environment, a request to perform a memory access operation on a portion of a memory space; determines a data structure address for a portion of a memory data structure, wherein the portion of the data structure is associated with the portion of the memory space; and performs, in view of the data structure address, the memory access operation directly on the portion of the memory data structure.Type: GrantFiled: February 16, 2021Date of Patent: April 16, 2024Assignee: Red Hat, Inc.Inventor: Ulrich Drepper