Patents Examined by Hua J Song
-
Patent number: 12253954Abstract: In one embodiment, a processing device includes a memory to store a plurality of memory pages having corresponding physical memory addresses in the memory, store an active multilevel page table (MPT) mapping virtual to physical memory addresses for corresponding allocated memory pages stored in the memory, and store a floating MPT at least partially mapping virtual to physical memory addresses for corresponding spare memory pages stored in the memory, the floating and active MPT using a common mapping scheme, and a processor to receive a request to add a virtual to physical address mapping for more memory pages of the plurality of memory pages to the active MPT, and in response to receiving the request, adjoin at least part of the floating MPT to the active MPT so that the active MPT provides the virtual to physical address mapping for at least some memory pages of the spare memory pages.Type: GrantFiled: August 31, 2023Date of Patent: March 18, 2025Assignee: Mellanox Technologies, LtdInventors: Ariel Shahar, Shay Ben-Haim, Eyal Davidovitz, Oz Woller
-
Patent number: 12254219Abstract: A technique for signal deskew at the non-volatile memory side. The non-volatile memory includes a plurality of dies and a signal timing adjustment circuit. The dies are grouped into storage zones. A controller is coupled to the non-volatile memory through a plurality of data lines. Through the data lines, the controller issues a plurality of commands to provide zone delay parameters to the non-volatile memory to drive the signal timing adjustment circuit at the non-volatile memory side to separately adjust data-line timing of the different storage zones.Type: GrantFiled: July 28, 2023Date of Patent: March 18, 2025Assignee: SILICON MOTION, INC.Inventors: Hsu-Ping Ou, Kuang-Ting Tai
-
Patent number: 12248411Abstract: Operations include establishing a queue storing a list of data burst commands to be communicated via a multiplexed interface coupled to the set of memory dies, communicating, during a first time period, a first data burst command in the queue to a first memory die of the set of memory dies via the multiplexed interface, and communicating, during a second time period, a second data burst command in the queue to a second memory die of the set of memory dies via the multiplexed interface, where a first latency associated with the first data burst command occurs during the second time period.Type: GrantFiled: May 9, 2023Date of Patent: March 11, 2025Assignee: Micron Technology, Inc.Inventors: Eric N. Lee, Luigi Pilolli, Ali Feiz Zarrin Ghalam, Xiangyu Tang, Daniel Jerre Hubbard
-
Patent number: 12248686Abstract: System creates mapping of storage intent, defined for digital asset, to primary storage tier, of primary storage tiers in primary protection storage system, that matches storage intent. System receives request to store copy of digital asset, and stores the copy with storage intent in primary storage tier, based on mapping of storage intent to primary storage tier. System identifies expanded group of storage tiers comprising primary storage tiers combined with additional storage tier. If additional storage tier matches storage intent more than primary storage tier matches storage intent, which is mapped to primary storage tier, system changes mapping of storage intent to primary storage tier into mapping of storage intent, defined for digital asset, to additional storage tier. System relocates each copy of digital asset, based on mapping of storage intent to primary storage tier, to additional storage tier, based on mapping of storage intent to additional storage tier.Type: GrantFiled: May 16, 2023Date of Patent: March 11, 2025Assignee: Dell Products L.P.Inventors: Anand Rudrabhatla, George Mathew, Jehuda Shemer
-
Patent number: 12223208Abstract: A system includes a memory and a processing device, operatively coupled to the memory, to perform operations including initiating a write operation to write data to a first multiple level cell (XLC) storage including a first XLC block and a second XLC storage including a second XLC block, and causing a first portion of the data to be written to a first number of pages of the first XLC block and a second portion of the data to be written to a second number of pages of the second XLC block using page level interleave. The first number of pages and the second number of pages are defined by an interleave mix including an interleave ratio between a first XLC write mode and a second XLC write mode.Type: GrantFiled: November 20, 2023Date of Patent: February 11, 2025Assignee: Micron Technology, Inc.Inventors: Daniel J. Hubbard, Roy Leonard
-
Patent number: 12222860Abstract: A processor and a method for designating an in-core cache of a hierarchical cache system to perform writing-back and invalidation of cached data are shown. In response to an instruction that is in the instruction set architecture and is executed to designate a designated-level cache within the current core as a target to perform writing-back and invalidation, a decoder of the current core outputs microinstructions. According to the microinstructions, a level-designation request indicating the designated-level cache within the current core is transferred to the hierarchical cache system through the memory order buffer. In response to the level-designation request, the hierarchical cache system recognizes cache lines related to the designated-level cache of the current core, writes modified cache lines (which are obtained from the recognized cache lines) back to the system memory, and then invalidates all the recognized cache lines from the hierarchical cache system.Type: GrantFiled: April 28, 2023Date of Patent: February 11, 2025Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Yingbing Guan, Yue Qin
-
Patent number: 12216913Abstract: A system and a method are disclosed that provides atomicity for large data writes to persistent memory of an object storage system. A segment of persistent memory is allocated to an application. The persistent memory includes non-volatile memory that is accessible in a random access, byte-addressable manner. The segment of persistent memory is associated with first and second bits of a bitmap. The first bit is set indicating that the segment of persistent memory has been allocated. Data is received from the application for storage in the segment of persistent memory, and the second bit is set indicating that data in the segment of persistent memory has been finalized and is ready for storage in a storage medium that is different from persistent memory. The atomicity of the data in persistent memory may be determined based on the first bit and the second bit being set.Type: GrantFiled: August 15, 2022Date of Patent: February 4, 2025Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Angel Benedicto Aviles, Jr., Vinod Kumar Daga, Vamsikrishna Sadhu, Tejas Hunsur Krishna
-
Patent number: 12204448Abstract: A plurality of work items are processed through a processing pipeline comprising a plurality of stages in processing logic. The processing of a work item includes: (i) reading data in accordance with a memory address associated with the work item, (ii) updating the read data, and (iii) writing the updated data in accordance with the memory address associated with the work item. The method includes processing a first work item and a second work item through the processing pipeline, wherein the processing of the first work item through the pipeline is initiated earlier than the processing of the second work item, and where it is determined that the first and second work items are associated with the same memory address, first updated data of the first work item is written to a register in the processing logic, and the processing of the second work item comprises reading the first updated data from the register instead of reading data from the memory.Type: GrantFiled: December 19, 2022Date of Patent: January 21, 2025Assignee: Imagination Technologies LimitedInventor: Tijmen Spreij
-
Patent number: 12197736Abstract: A technique of managing the rate of I/O (Input/Output) request processing includes a token-bucket arrangement having first, second, and third token buckets. The first token bucket is provided with sufficient tokens to accommodate an expected baseline level of I/O requests, whereas the second token bucket is provided with sufficient tokens to accommodate an expected excess level of I/O requests during bursts. The third token bucket is provided with tokens at predefined intervals and limits a total amount of bursting available during those intervals.Type: GrantFiled: January 5, 2023Date of Patent: January 14, 2025Assignee: Dell Products L.P.Inventors: Vitaly Zharkov, Omer Dayan, Eldad Zinger
-
Patent number: 12189947Abstract: According to one embodiment, a memory device includes a nonvolatile semiconductor memory having physical storage areas that includes a user area externally accessible and are divided into management units and a control unit. The control unit receives a control command having a first argument to designate a sequential write area and a read command or a write command, assigns a management unit represented by an address of the read command or the write command as the sequential write area, and changes memory access control by judging whether an address of a memory access command to access the user area indicates access in the sequential write area whose size is equivalent to the management unit.Type: GrantFiled: December 28, 2022Date of Patent: January 7, 2025Assignee: Kioxia CorporationInventor: Akihisa Fujimoto
-
Patent number: 12182395Abstract: An electronic device includes an external device configured to determine a first performance index on the basis of at least one of a power level and a temperature signal, to put the first performance index into a command, and to output the command. The electronic device also includes a storage component including a plurality of memory dies. The electronic device further includes a memory controller configured to provide the temperature signal to the external device at a set transmission period, and to control the storage component to process the command by simultaneously operating the number of memory dies corresponding to the first performance index as the command is received.Type: GrantFiled: December 20, 2022Date of Patent: December 31, 2024Assignee: SK hynix Inc.Inventor: Eu Joon Byun
-
Patent number: 12182441Abstract: Aspects of a storage device for providing superior sustained sequential write (SSW) performance are disclosed. A controller on the storage device allocates buffer space in the host memory buffers (HMBs) on the host device for storage of relocation data, i.e., data to be folded or compacted. The controller or a hardware element therein can therefore allocate local SRAM (including TRAM) for use in accommodating incoming host writes. The increased SRAM allocation of relocation data without an attendant increase in cost or size to the storage device enables the storage device to perform operations in parallel and substantially increase SSW performance metrics.Type: GrantFiled: May 5, 2022Date of Patent: December 31, 2024Assignee: SANDISK TECHNOLOGIES, INC.Inventors: Sagar Uttarwar, Disha Gundecha
-
Patent number: 12174749Abstract: The creation, maintenance, and accessing of page tables is done by a virtual machine monitor running on a computing system rather than the guest operating systems. This allows page table walks to be completed in fewer memory accesses when compared to the guest operating system's maintenance of the page tables. In addition, the virtual machine monitor may utilize additional resources to offload page table access and maintenance functions from the CPU to another device, such as a page table management device or page table management node. Offloading some or all page table access and maintenance functions to a specialized device or node enables the CPU to perform other tasks during page table walks and/or other page table maintenance functions.Type: GrantFiled: January 14, 2022Date of Patent: December 24, 2024Assignee: Rambus Inc.Inventors: Steven C. Woo, Christopher Haywood, Evan Lawrence Erickson
-
Patent number: 12169455Abstract: Data base performance is improved using write-behind optimization of covering cache. Non-volatile memory data cache includes a full copy of stored data file(s). Data cache and storage writes, checkpoints, and recovery may be decoupled (e.g., with separate writes, checkpoints and recoveries). A covering data cache supports improved performance by supporting database operation during storage delays or outages and/or by supporting reduced I/O operations using aggregate writes of contiguous data pages (e.g., clean and dirty pages) to stored data file(s). Aggregate writes reduce data file fragmentation and reduce the cost of snapshots. Performing write-behind operations in a background process with optimistic concurrency control may support improved database performance, for example, by not interfering with write operations to data cache. Data cache may store (e.g., in metadata) data cache checkpoint information and storage checkpoint information. A stored data file may store storage checkpoint information (e.g.Type: GrantFiled: May 3, 2023Date of Patent: December 17, 2024Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Krystyna Ewa Reisteter, Cristian Diaconu, Rogério Ramos, Sarika R. Iyer, Siddharth Deepak Mehta, Huanhui Hu
-
Patent number: 12164772Abstract: A memory system includes a memory device with a memory cell array including a first and second plane and first and second caches. A controller is configured to output status information in response to a status read command. The status information indicating the states of the caches. The controller begins a first process in response to a command addressed to the first plane if the status information indicates the first and second caches are in the ready state, and begins a second process on the second plane according to a second command to the second plane if the status information indicates at least the second cache is in the ready state.Type: GrantFiled: July 6, 2023Date of Patent: December 10, 2024Assignee: Kioxia CorporationInventors: Masanobu Shirakawa, Tokumasa Hara
-
Patent number: 12153520Abstract: A method and an apparatus for processing Bitmap data are provided by the embodiments of the present disclosure. The method for processing Bitmap data includes: dividing a Bitmap region in a disk into a plurality of partitions in advance and setting an update region in the disk; obtaining a respective amount of dirty data corresponding to each of the plurality of partitions in memory in response to a condition for writing back to the disk being satisfied; finding multiple second partitions with an amount of dirty data satisfying to be merged into the update region from the plurality of partitions according to the respective amount of dirty data corresponding to each of the plurality of partitions; and recording dirty data corresponding to the multiple second partitions in the memory into the update region in the disk through one or more I/O operations after merging.Type: GrantFiled: January 10, 2023Date of Patent: November 26, 2024Assignee: Alibaba Cloud Computing Ltd.Inventors: Ya Lin, Feifei Li, Peng Wang, Zhushi Cheng, Fei Wu
-
Patent number: 12147351Abstract: Memory pages are background-relocated from a low-latency local operating memory of a server computer to a higher-latency memory installation that enables high-resolution access monitoring and thus access-demand differentiation among the relocated memory pages. Higher access-demand memory pages are background-restored to the low-latency operating memory, while lower access-demand pages are maintained in the higher latency memory installation and yet-lower access-demand pages are optionally moved to yet higher-latency memory installation.Type: GrantFiled: April 25, 2023Date of Patent: November 19, 2024Assignee: Rambus Inc.Inventors: Evan Lawrence Erickson, Christopher Haywood, Mark D. Kellam
-
Patent number: 12147342Abstract: A storage system includes at least one solid-state drive (SSD) and a baseboard management controller (BMC). The at least one SSD communicates over a communication link information that the at least one SSD includes a predetermined number of super capacitors in which the predetermined number includes 0, and is capable of providing a mode of operation to flush data in a non-volatile memory to a non-volatile memory that spans a predetermined amount of time if a loss of power condition is detected. The BMC device receives the information from the SSD and in response sends a message to the at least on SSD to enter the mode of operation.Type: GrantFiled: January 6, 2021Date of Patent: November 19, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Wentao Wu, Sompong Olarig, William Schwaderer, Ramdas Kachare
-
Patent number: 12147670Abstract: A method for performing data access management of a memory device in a predetermined communications architecture with aid of unbalanced table regions and associated apparatus are provided.Type: GrantFiled: January 9, 2023Date of Patent: November 19, 2024Assignee: Silicon Motion, Inc.Inventors: Jie-Hao Lee, Chien-Cheng Lin, Chang-Chieh Huang
-
Patent number: 12141449Abstract: A method for managing processing power in a storage system is provided. The method includes providing a plurality of blades, each of a first subset having a storage node and storage memory, and each of a second, differing subset having a compute-only node. The method includes distributing authorities across the plurality of blades, to a plurality of nodes including at least one compute-only node, wherein each authority has ownership of a range of user data.Type: GrantFiled: November 4, 2022Date of Patent: November 12, 2024Assignee: PURE STORAGE, INC.Inventors: John Martin Hayes, Robert Lee, John Colgrove, John D. Davis