Patents Examined by James H. Cho
-
Patent number: 11589434Abstract: A portable lighting device includes a housing, a light source supported by the housing, and an alkaline battery positioned within the housing and coupled to the light source. The alkaline battery is configured to provide a drive current to the light source, and an intensity of the light source is dependent on the drive current. The portable lighting device also includes an electronic processor positioned within the housing and coupled to the light source and the alkaline battery. The electronic processor is configured to monitor a voltage of the alkaline battery, and execute a ramp-up algorithm to control the drive current based on the voltage of the alkaline battery.Type: GrantFiled: November 20, 2019Date of Patent: February 21, 2023Assignee: MILWAUKEE ELECTRIC TOOL CORPORATIONInventors: Li Zhang, Hao Cui, DanJun Guo
-
Patent number: 11539536Abstract: A physically unclonable function (PUF) includes a bit cell that includes a latch and a switch to selectively couple the latch to a supply voltage node. A first transmission gate couples a first bit line to a first internal node of the latch and a second transmission gate couples a second bit line to a second internal node of the latch. A digital to analog converter (DAC) circuit is selectively coupled to the first internal node through the first bit line and the first transmission gate and to the second internal node through the second bit line and the second transmission gate, to thereby precharge the latch before the first bit cell is read. The latch regenerates responsive to the switch being closed to connect the latch to the supply voltage node. The first and second bit lines are used to read the regenerated value of the latch.Type: GrantFiled: April 16, 2020Date of Patent: December 27, 2022Assignee: Silicon Laboratories Inc.Inventors: Jeffrey L. Sonntag, Hatem M. Osman, Gang Yuan
-
Patent number: 11522544Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: GrantFiled: May 19, 2020Date of Patent: December 6, 2022Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Patent number: 11489526Abstract: Described is a level-shifter that can save area between voltage domains with limited voltage differential, and further save power by steering current between two power supply rails. The level-shifter comprises: an input to receive a first signal between a first reference rail and a second reference rail; an output to provide a second signal the first reference rail and a third reference rail, wherein in a voltage level of the third reference rail is higher than a voltage level of the second reference rail, and wherein a voltage level of the first reference is lower than the voltage level of the second reference rail and the third reference rail; and a circuitry coupled to the input and the output, wherein the circuitry is to steer current from the third reference rail to the second reference rail.Type: GrantFiled: May 22, 2020Date of Patent: November 1, 2022Assignee: Intel CorporationInventors: Andres Malavasi Mora, Jaydeep Kulkarni, Anupama Thaploo, Muhammad Khellah
-
Patent number: 11451230Abstract: An example integrated circuit includes an array of circuit tiles; interconnect coupling the circuit tiles in the array, the interconnect including interconnect tiles each having a plurality of connections that include at least a connection to a respective one of the circuit tiles and a connection to at least one other interconnect tile; and a plurality of local crossbars in each of the interconnect tiles, the plurality of local crossbars coupled to form a non-blocking crossbar, each of the plurality of local crossbars including handshaking circuitry for asynchronous communication.Type: GrantFiled: April 23, 2020Date of Patent: September 20, 2022Assignee: XILINX, INC.Inventors: Steven P. Young, Brian C. Gaide
-
Patent number: 11418197Abstract: A new class of logic gates are presented that use non-linear polar material. The logic gates include multi-input majority gates. Input signals in the form of digital signals are driven to non-linear input capacitors on their respective first terminals. The second terminals of the non-linear input capacitors are coupled a summing node which provides a majority function of the inputs. In the multi-input majority or minority gates, the non-linear charge response from the non-linear input capacitors results in output voltages close to or at rail-to-rail voltage levels. In some examples, the nodes of the non-linear input capacitors are conditioned once in a while to preserve function of the multi-input majority gates.Type: GrantFiled: May 21, 2021Date of Patent: August 16, 2022Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Amrita Mathuriya, Rafael Rios, Ikenna Odinaka, Robert Menezes, Ramamoorthy Ramesh, Sasikanth Manipatruni
-
Patent number: 11393527Abstract: In accordance with the present disclosure, one embodiment includes a memristor that is caused to be in a particular resistance state by a voltage applied across terminals of the memristor. A first logical input and a second logical input that are below a threshold voltage of the memristor are applied to a first terminal of the memristor. A first control input and a second control input are applied to a second terminal of the memristor. A logical output is determined based on a resistance state of the memristor.Type: GrantFiled: July 7, 2020Date of Patent: July 19, 2022Assignee: KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Rawan Naous, Khaled Nabil Salama
-
Patent number: 11381224Abstract: Technologies are provided for generation of programmable pulse signals using inverse chaotic maps, without reliance on a clocking signal. Some embodiments of the technologies include an apparatus that can receive a sequence of bits having a defined number of bits, where the sequence of bits represent a desired continuous pulse signal having a programmable width in time-domain. The apparatus can also can receive a precursor continuous pulse signal having an arbitrary width in time-domain that fits within the dynamic range of the apparatus. The apparatus can generate the desired continuous pulse signal by transforming the precursor continuous pulse signal using the sequence of bits and an inverse chaotic map.Type: GrantFiled: June 10, 2019Date of Patent: July 5, 2022Assignee: SOUTHERN RESEARCH INSTITUTEInventor: Seth D. Cohen
-
Patent number: 11381244Abstract: A new class of multiplier cells (analog or digital) is derived from a 1-bit full adder and an AND gate. The 1-bit full adder is derived from first and second majority gates. The multiplier cell can also be implemented with a combination of two majority gates with majority and AND functions integrated in each of them. The two majority gates are coupled. Each of the first and second majority logic gates comprise a capacitor with non-linear polar material. The first and second majority gates receive the two inputs A and B that are to be multiplied. Other inputs received by the first and second majority gates are carry-in input, a sum-in input, and a bias voltage. The bias voltage is a negative voltage, which produces an integrated AND function in conjunction with a majority function. The second majority gate receives additional inputs, which are inverted output of the first majority gate.Type: GrantFiled: December 21, 2020Date of Patent: July 5, 2022Assignee: Kepler Computing Inc.Inventors: Sasikanth Manipatruni, Yuan-Sheng Fang, Robert Menezes, Rajeev Kumar Dokania, Gaurav Thareja, Ramamoorthy Ramesh, Amrita Mathuriya
-
Patent number: 11374575Abstract: A new class of logic gates are presented that use non-linear polar material. The logic gates include multi-input majority gates. Input signals in the form of digital signals are driven to non-linear input capacitors on their respective first terminals. The second terminals of the non-linear input capacitors are coupled a summing node which provides a majority function of the inputs. In the multi-input majority or minority gates, the non-linear charge response from the non-linear input capacitors results in output voltages close to or at rail-to-rail voltage levels. In some examples, the nodes of the non-linear input capacitors are conditioned once in a while to preserve function of the multi-input majority gates.Type: GrantFiled: May 21, 2021Date of Patent: June 28, 2022Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Amrita Mathuriya, Rafael Rios, Ikenna Odinaka, Robert Menezes, Ramamoorthy Ramesh, Sasikanth Manipatruni
-
Patent number: 11363692Abstract: An electrical luminaire receives an AC supply as well as an auxiliary power supply. A power converter converts the AC power to supply a lighting element. A power factor associated with the AC supply is used as a control input for selecting an amount of power to be supplied from the two supplies. This enables the overall power factor to be controlled, for example to avoid financial penalties associated with the use of the AC supply with low power factor.Type: GrantFiled: December 12, 2018Date of Patent: June 14, 2022Assignee: SIGNIFY HOLDING B.V.Inventors: Goutam Maji, Zhengyu Wang
-
Patent number: 11356081Abstract: Disclosed herein is an apparatus that includes a first circuit configured to generate a first signal a first number of times in response to an input signal, a second circuit configured to generate a second signal having a second numerical value each time the first signal is activated, and a third circuit configured to receive the second signal to update a count value obtained by accumulating the second numerical value, configured to generate a third signal each time the count value reaches a third numerical value, and configured to update the count value obtained by accumulating the second numerical value and subtracting the third numerical value when the count value reached the third numerical value.Type: GrantFiled: September 6, 2019Date of Patent: June 7, 2022Assignee: Micron Technology, Inc.Inventor: Hidekazu Noguchi
-
Patent number: 11356097Abstract: A semiconductor device using a programming unit with is provided. A highly reliable semiconductor device using the programming unit is provided. A highly integrated semiconductor device using the programming unit is provided. In a semiconductor circuit having a function of changing a structure of connections between logic cells such as PLDs, connection and disconnection between the logic cells or power supply to the logic cells is controlled by a programming unit using an insulated gate field-effect transistor with a small amount of off-state current or leakage current. A transfer gate circuit may be provided in the programming unit. To lower driving voltage, a capacitor may be provided in the programming unit and the potential of the capacitor may be changed during configuration and during operation.Type: GrantFiled: October 1, 2018Date of Patent: June 7, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yasuhiko Takemura
-
Patent number: 11317482Abstract: System and method for providing at least an output current to one or more light emitting diodes. The system includes a control component configured to receive at least a demagnetization signal, a sensed signal and a reference signal and to generate a control signal based on at least information associated with the demagnetization signal, the sensed signal and the reference signal, and a logic and driving component configured to receive at least the control signal and output a drive signal to a switch based on at least information associated with the control signal. The switch is connected to a first diode terminal of a diode and a first inductor terminal of an inductor. The diode further includes a second diode terminal, and the inductor further includes a second inductor terminal.Type: GrantFiled: February 18, 2020Date of Patent: April 26, 2022Assignee: On-Bright Electronics (Shanghai) Co., Ltd.Inventors: Lieyi Fang, Jun Zhou
-
Patent number: 11302384Abstract: In a method of controlling on-die termination (ODT) in a memory system including a plurality of memory units that shares a data bus to transfer data, ODT circuits of the plurality of memory units are enabled into an initial state, a resistance value of the ODT circuit is set to a first resistance value, of at least one write non-target memory unit among the plurality of memory units during a write operation on a write target memory unit among the plurality of memory units, and a resistance value of the ODT circuit is set to a second resistance value, of at least one read non-target memory unit among the plurality of memory units during a read operation on a read target memory unit among the plurality of memory units.Type: GrantFiled: July 17, 2020Date of Patent: April 12, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chulung Kim, Joungyeal Kim, Seongheon Yu, Hyunjin Ko, Wooil Kim, Hyeonsoo Sim
-
Patent number: 11277896Abstract: An active gain control circuit includes a voltage divider having a variable resistance configured to attenuate a rectified input line voltage to produce a reference signal, a filter circuit configured to extract a DC-level reference voltage from the reference signal, and an operational amplifier configured to receive the DC-level reference voltage and a comparison voltage, and to generate a gate control signal based on a difference between the comparison voltage and the DC-level reference voltage, wherein a resistance of the voltage divider is controlled by the gate control signal.Type: GrantFiled: June 25, 2020Date of Patent: March 15, 2022Assignee: ERP POWER, LLCInventor: James H. Mohan
-
Patent number: 11271326Abstract: An antenna system includes a dielectric substrate, a ground plane, and a first antenna array. The ground plane is disposed on a second surface of the dielectric substrate. The first antenna array is disposed on a first surface of the dielectric substrate. The first antenna array includes a first transmission line, a first antenna element, a second antenna element, a third antenna element, a fourth antenna element, a fifth antenna element, and a sixth antenna element. The first transmission line has a first feeding point and is coupled to the first antenna element, the second antenna element, the third antenna element, the fourth antenna element, the fifth antenna element, and the sixth antenna element. The first antenna element, the second antenna element, the third antenna element, the fourth antenna element, the fifth antenna element, and the sixth antenna element are all substantially arranged in a first straight line.Type: GrantFiled: February 21, 2019Date of Patent: March 8, 2022Assignee: WISTRON CORP.Inventors: Ying-Sheng Fang, Po-Tsang Lin, Chia-Wei Su, Pei-Cheng Hu
-
Patent number: 11264211Abstract: The present disclosure relates to a cold plasma generating apparatus that can efficiently ignite (initially discharge) cold plasma and easily match common impedance and that is optimized for use in applications related to sterilization because it can uniformly distribute power to multiple plasma sources through a single power supply in a multi-plasma array configuration and increase effective plasma volume, and a multi-cold plasma array apparatus comprising the same.Type: GrantFiled: February 14, 2020Date of Patent: March 1, 2022Assignee: PSM Inc.Inventors: Keun-Ho Lee, Olivier Postel
-
Patent number: 11264990Abstract: An application specific integrated circuit (ASIC) and a method for its design and fabrication is disclosed. In one embodiment, the camouflaged application specific integrated circuit (ASIC), comprises a plurality of interconnected functional logic cells that together perform one or more ASIC logical functions, wherein the functional logic cells comprise a camouflage cell including: a source region of a first conductivity type, a drain region of the first conductivity type, and a camouflage region of a second conductivity type disposed between the source region and the drain region. The camouflage region renders the camouflage cell always off in a first camouflage cell configuration and always on in a second camouflage cell configuration having a planar layout substantially indistinguishable from the first configuration.Type: GrantFiled: January 28, 2020Date of Patent: March 1, 2022Assignee: RAMBUS INC.Inventors: Ronald P. Cocchi, Lap Wai Chow, James P. Baukus, Bryan J. Wang
-
Patent number: 11252796Abstract: A supply circuit for supplying a light-emitting element includes a voltage regulator having a voltage output for outputting an output voltage and having a control input for regulating the output voltage based on a voltage at a divider node of a voltage divider. A first and a second terminal are used to connect the light emitting element, the first terminal being coupled to the voltage output and the second terminal being coupled to a reference potential terminal via a series resistor. The supply circuit further includes a control block having an analog-to-digital converter for generating a digital voltage feedback value from a voltage applied to the second terminal, a control element, and a digital-to-analog converter coupled to the divider node for outputting an analog control signal based on a digital control value.Type: GrantFiled: May 17, 2021Date of Patent: February 15, 2022Assignee: charismaTec OGInventor: Dieter Lutzmayr