Patents Examined by Jany Tran
-
Patent number: 8179160Abstract: An integrated circuit (IC) includes an input/output (I/O) circuit supporting high-speed operation and multiple I/O logic-level swings. The I/O circuit includes a first output signal chain to generate outputs with a first logic level swing, and a second output signal chain to generate outputs with a second logic level swing. The outputs of the first output signal chain and the second output signal chain are connected to a same output pad of the IC. Transistors in the first output signal chain and the second output signal chain are fabricated using corresponding gate oxide characteristics. The second output signal chain includes protection circuitry to prevent transistors in the second output signal chain from being subjected to voltage stresses beyond a safe limit. An input circuit in the I/O circuit similarly includes multiple input signal chains to enable reception of input signals of different logic-level swings from a same input pad.Type: GrantFiled: December 17, 2010Date of Patent: May 15, 2012Assignee: Texas Instruments IncorporatedInventors: Rajat Chauhan, Ankur Gupta, Vikas Narang
-
Patent number: 8169165Abstract: A portable lighting device, such as a flashlight, with a mechanical power switch and multiple operating modes is provided. The mechanical power switch is disposed in series with the controller for the lighting device and acts as the user interface to the controller to change modes of operation. Because the mechanical power switch is in series with the controller, the portable lighting device does not consume battery power when the mechanical switch is open. A state machine coupled to the controller is polled by the controller each time it is powered up to determine the operational mode of the lighting device.Type: GrantFiled: January 14, 2009Date of Patent: May 1, 2012Assignee: MAG Instrument, Inc.Inventor: Stacey H. West
-
Patent number: 8169161Abstract: Electronic circuits provide an error signal to control a regulated output voltage signal generated by a controllable DC-DC converter for driving one or more series connected strings of light emitting diodes.Type: GrantFiled: November 10, 2008Date of Patent: May 1, 2012Assignee: Allegro Microsystems, Inc.Inventors: Gregory Szczeszynski, Bassem AlNahas, Vijay Mangtani
-
Patent number: 8159154Abstract: An apparatus and a method of driving a backlight unit and a display apparatus employing the same. Wherein a driving current, which is divided in a step-by-step fashion, is sequentially changed and output according to a current control signal. The current control signal is divided into low levels and high levels that are consecutively and repeatedly applied to a backlight controller. The driving current is reduced from a reference current corresponding to a number of the high levels during a time period that starts when the low level is applied for at least a first reference time interval and ends when the high level is applied for at least a second reference time interval.Type: GrantFiled: November 3, 2008Date of Patent: April 17, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Kon-Ho Lee, Kil-Soo Choi, Bum-Joon Kim
-
Patent number: 8154208Abstract: A method and headlight adapted to supply power to a dual-mode automobile headlight light source able to provide either main beam mode lighting or dipped beam mode lighting, wherein the light source is supplied with electrical power at a first voltage when it is in main beam mode and at a second voltage when it is in dipped beam mode, the second voltage being lower than the first voltage.Type: GrantFiled: February 20, 2009Date of Patent: April 10, 2012Assignee: Valeo VisionInventors: Jean-François Le Bars, Etienne Pauty
-
Patent number: 8144042Abstract: A combinatorial circuit with pre-calculation and having shorter delay is described. The combinatorial circuit uses information available from earlier input signals to pre-calculate intermediate signals, which are used to generate output signals when the last input signal arrives. The combinatorial circuit includes an input calculation block, at least one pre-calculation block, and an output calculation block coupled in series. The input calculation block receives some input signals and generates intermediate signals for the first pre-calculation block. The pre-calculation block(s) receive at least one earlier input signal and generate additional intermediate signals. The output calculation block receives the latest input signal and the intermediate signals from the last pre-calculation block and generates the output signals. The pre-calculation block(s) and the output calculation block may be implemented with simple circuits.Type: GrantFiled: June 17, 2009Date of Patent: March 27, 2012Assignee: Qualcomm IncorporatedInventor: Lennart K. Mathe
-
Patent number: 8143793Abstract: An energy efficient illumination device is provided in which energy consumption is reduced by using a pulse generating circuit which provides power to LEDs in short pulses, and in which the circuit has a lifespan which is comparable to that of an LED. The illumination device includes a pulse generator circuit employing only passive circuit components and which is used to generate a desired pulsed and positively DC biased output waveform. The pulse generator circuit receives alternating current power as an input, alters the power waveform, and supplies the power to LEDs for a very short time (0.2-15 ms) during each cycle of a 50-60 Hz input signal. This paradigm of pulsed light emission provides ambient lighting that is perceived by humans to be steady and continuous, and which also provides substantial energy savings since power is used in only a fraction of the power cycle.Type: GrantFiled: December 3, 2008Date of Patent: March 27, 2012Assignee: LT Lighting (Taiwan) Corp.Inventors: Geoffrey Wen-Tai Shuy, Mei-Ling Chou
-
Patent number: 8143912Abstract: An impedance adjustment circuit for adjusting a terminal resistance includes a resistance evaluation unit and a terminal resistor unit. The resistance evaluation unit is utilized for evaluating a ratio of an off-chip resistor and a basic resistor to generate a control signal by a successive approximation method. The terminal resistor unit is coupled to the resistance evaluation unit, and is utilized for deciding a number of shunt basic resistors to provide a matched terminal resistance according to the control signal.Type: GrantFiled: October 12, 2009Date of Patent: March 27, 2012Assignee: NOVATEK Microelectronics Corp.Inventors: Chiao-Wei Hsiao, Sih-Ting Wang, Tung-Cheng Hsin
-
Patent number: 8138784Abstract: In one embodiment, the disclosure relates to a method and apparatus for controlling the energy state of a qubit by bringing the qubit into and out of resonance by coupling the qubit to a flux quantum logic gate. The qubit can be in resonance with a pump signal, with another qubit or with some quantum logic gate. In another embodiment, the disclosure relates to a method for controlling a qubit with RSFQ logic or through the interface between RSFQ and the qubit.Type: GrantFiled: February 7, 2011Date of Patent: March 20, 2012Assignee: Northrop Grumman Systems CorporationInventors: John Xavier Przybysz, James E. Baumgardner, Aaron A. Pesetski, Donald Lynn Miller, Quentin P. Herr
-
Patent number: 8129909Abstract: A trailer light converter that is configured to operate lights of a towed vehicle from signals supplied from lighting circuits of a towing vehicle includes at least one input that is adapted to be connected with the lighting circuits of a towing vehicle and at least one output that is adapted to be connected with the lights of a towed vehicle. At least one switch is provided that is responsive to a signal applied to the at least one input to supply electrical power to the at least one output to illuminate at least one light of the towed vehicle. The at least one switch includes a switching transistor and an overload protector. The at least one switch is responsive to the signal applied to the at least one input to change to a low impedance state to supply power to the at least one output. The overload protector is responsive to an overload condition on the at least one output to turn the at least one switch to a high impedance state to remove power from the least one output.Type: GrantFiled: February 11, 2009Date of Patent: March 6, 2012Inventor: Eric J. Hoekstra
-
Patent number: 8125240Abstract: The invention relates to an interfacing device for transmission through interconnections used for sending a plurality of electrical signals. The interfacing device of the invention comprises signal terminals and a common terminal. A transmitting circuit receives the input signals of the transmitting circuit coming from a source and delivers, when the transmitting circuit is in the activated state, currents to the signal terminals, each of the currents being mainly determined by one or more of the input signals of the transmitting circuit, one or more of the currents being not mainly determined by only one of the input signals of the transmitting circuit. The balancing circuit is such that, when the transmitting circuit is in the activated state, the current flowing out of the common terminal approximates the opposite of the sum of the currents flowing out of the signal terminals.Type: GrantFiled: December 16, 2010Date of Patent: February 28, 2012Assignee: ExcemInventors: Frederic Broyde, Evelyne Clavelier
-
Patent number: 8120381Abstract: An impedance adjusting device includes a calibration unit configured to generate an impedance code for adjusting a termination impedance value, a plurality of termination units configured to be enabled by resistance selection information and terminate an interface node in response to the impedance code, a resistance providing unit coupled in parallel to the plurality of termination units and configured to provide a resistance in response to the resistance selection information, and a selection signal generation unit configured to generate the resistance selection information according to a target impedance value.Type: GrantFiled: July 9, 2010Date of Patent: February 21, 2012Assignee: Hynix Semiconductor Inc.Inventor: Hyeong-Jun Ko
-
Patent number: 8122311Abstract: In a test and debug system in which a plurality of selectable modules under test have different operational rates, a selection unit associated with each module is used to control the application of the RCLK signal from the module to the combiner unit, the combiner unit providing a composite RCLK signal. Each selection unit has output signals of RCLK_NE and RCLK_PE signals which are applied to an combiner unit to form the composite RCLK signal. In response to the SELECT signal, the RCLK_NE and RCLK_PE are synchronized with the module RCLK signal. When the SELECT signal is removed, the RCLK_NE and RCLK_PE signals are continuously applied to the combiner unit.Type: GrantFiled: January 14, 2011Date of Patent: February 21, 2012Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda
-
Patent number: 8119952Abstract: A system is disclosed that is designed to be connected to an electrical power supply. The system comprises a plurality of electric load component comprising stages for cooperatively producing an output (Tout), each stage in a first subset of the stages comprising at least one electrical load component having a first load and each stage in a second subset of the stages comprising at least one electrical load component having a second load, the first load being larger than the second load. The system has a controller for controlling the electrical load components. The controller is designed to estimate voltage variations on the electrical power supply from the switching frequencies of the respective electrical load components during a predefined time frame.Type: GrantFiled: January 22, 2009Date of Patent: February 21, 2012Assignee: Nestec S.A.Inventors: Tim Palmer, Paul Winter, Brendan Ronayne, Matthew Charles Bradley Lumb
-
Patent number: 8120263Abstract: A portable lighting device includes a power source, a controller, and a load. The controller comprises a power input terminal which is electrically connected to the power source via a switch. The load is electrically connected to a power output terminal of the controller and is capable of providing a feedback signal. The controller regulates the power being provided to the load according to the feedback signal and a conduction status of the switch.Type: GrantFiled: June 29, 2009Date of Patent: February 21, 2012Assignee: O2Micro, IncInventors: Yung Lin Lin, ShengTai Lee
-
Patent number: 8115514Abstract: An integrated circuit structure includes a latch having a first output node and a second output node complementary to each other. A first pre-charge transistor has a source-drain path coupled between a positive power supply node and the first output node. A second pre-charge transistor has a source-drain path coupled between the positive power supply node and the second output node. The integrated circuit structure further includes a delay-inverter coupled between a signal input node and inputs of a first NMOS transistor and a second NMOS transistor in the latch. The delay-inverter is configured to allow one of the first pre-charge transistor and the second pre-charge transistor to pre-charge a respective one of the first output node and the second output node before an input signal at the signal input node arrives at a gate of a respective one of the first NMOS transistor and the second NMOS transistor.Type: GrantFiled: March 30, 2010Date of Patent: February 14, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Kuo-Liang Deng
-
Patent number: 8115419Abstract: A lighting control circuit comprises a dimming level detection circuit, a waveform generator and a comparator circuit. The dimming level detection circuit is configurable to generate a first voltage level signal corresponding to a selected one of at least two different types of dimming signals selected from among an AC phase cut dimming signal, a DC voltage level dimming signal or a PWM dimming signal. The waveform generator is configured to output a periodic waveform. The comparator circuit is configured to compare the periodic waveform with the first voltage level signal to generate an output waveform having a duty cycle corresponding to a dimming level of the one of the at least two different input dimming signals and a frequency corresponding to the frequency of the periodic waveform. Also, methods of controlling lighting.Type: GrantFiled: December 4, 2008Date of Patent: February 14, 2012Assignee: Cree, Inc.Inventors: Terry Given, Michael Harris, Peter Jay Myers
-
Patent number: 8115508Abstract: A design structure and more particularly to a design structure to minimize driver output slew rate variation. The design structure is embodied in a machine readable medium for designing, manufacturing, or testing an integrated circuit. The design structure includes a driver circuit having an input signal and an output signal, where the driver circuit is structured and arranged to control the slew rate of the output signal. A delay circuit is coupled to an output of the driver circuit, where the delay circuit has a delay proportional to a desired target slew rate of the driver output signal. A first comparator for detecting when the driver output signal rises through a specified level, and a second comparator for detecting when the driver output falls through a second specified level are included.Type: GrantFiled: March 24, 2008Date of Patent: February 14, 2012Assignee: International Business Machines CorporationInventors: William L. Bucossi, Albert A. DeBrita
-
Patent number: 8106597Abstract: A current driver for powering a string of LEDs has a boost converter coupled to an input voltage source. A voltage multiplier circuit is coupled to the boost converter and to the string of LEDs. A latch is provided having an output coupled to the boost converter. A current sense element is coupled to the boost converter. A current comparator is provided having an output coupled to a first input of the latch, a first input coupled to the current sense element, and a second input coupled to a reference current. A zero-volt detector circuit is provided having an output coupled to a second input of the latch and an input coupled to the boost converter and the voltage multiplier circuit.Type: GrantFiled: January 22, 2009Date of Patent: January 31, 2012Assignee: SUPERTEX, Inc.Inventors: Alexander Mednik, Rohit Tirumala
-
Patent number: 8102186Abstract: Provided is a semiconductor integrated circuit according to an exemplary aspect of the present invention including first and second transmitter-receivers that execute transmission and reception of data through a signal line. The first transmitter-receiver includes a first termination circuit that includes a first resistor and a first switch, the first resistor being provided between a first power supply terminal and the signal line, the first switch controlling a current flowing through the first resistor to be turned on and off, and a control circuit that outputs a first control signal to the first termination circuit so that the first switch is turned on when the first transmitter-receiver receives data, the first switch is turned off when the first transmitter-receiver transmits the data, and the first switch is continuously on during a first predetermined period after receiving the data when the first transmitter-receiver further receives another data after receiving the data.Type: GrantFiled: September 7, 2010Date of Patent: January 24, 2012Assignee: Renesas Electronics CorporationInventors: Masayasu Komyo, Yoichi Iizuka