Patents Examined by Joannie Adelle García
-
Patent number: 7368365Abstract: A method of forming a buried digit line is disclosed. Sacrificial spacers are formed along the sidewalls of an isolation trench, which is then filled with a sacrificial material. One spacer is masked while the other spacer is removed and an etch step into the substrate beneath the removed spacer forms an isolation window. Insulating liners are then formed along the sidewalls of the emptied trench, including into the isolation window. A digit line recess is then formed through the bottom of the trench between the insulating liners, which double as masks to self-align this etch. The digit line recess is then filled with metal and recessed back, with an optional prior insulating element deposited and recessed back in the bottom of the recess.Type: GrantFiled: July 21, 2006Date of Patent: May 6, 2008Inventor: David H. Wells
-
Patent number: 7368775Abstract: A single transistor planar DRAM memory cell with improved charge retention and reduced current leakage and a method for forming the same, the method including providing a semiconductor substrate; forming a gate dielectric on the semiconductor substrate; forming a pass transistor structure adjacent a storage capacitor structure on the gate dielectric; forming sidewall spacer dielectric portions adjacent either side of the pass transistor to include covering a space between the pass transistor and the storage capacitor; forming a photoresist mask portion covering the pass transistor and exposing the storage capacitor; and, carrying out a P type ion implantation and drive in process to form a P doped channel region in the semiconductor substrate underlying the storage capacitor.Type: GrantFiled: July 31, 2004Date of Patent: May 6, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Mu Huang, Mingchu King, Yun Chang
-
Patent number: 7358582Abstract: A planar optical waveguide assembly prepared by a method comprising the steps of (i) applying a curable polymer composition to a surface of a substrate to form a polymer film; (ii) curing the polymer film to form a lower clad layer; (iii) applying a silicone composition to the lower clad layer to form a silicone film; (iv) exposing at least one selected region of the silicone film to radiation having a wavelength of from 150 to 800 nm to produce a partially exposed film having at least one exposed region and at least one non-exposed region; (v) removing the non-exposed region of the partially exposed film with a developing solvent to form a patterned film; and (vi) heating the patterned film for an amount of time sufficient to form at least one silicone core having a refractive index of from 1.3 to 1.7 at 23° C. for light having a wavelength of 589 nm; wherein the lower clad layer has a refractive index less than the refractive index of the silicone core.Type: GrantFiled: April 13, 2005Date of Patent: April 15, 2008Assignee: Dow Corning CorporationInventors: Geoffrey Bruce Gardner, Randall Gene Schmidt
-
Patent number: 7358185Abstract: A method and apparatus is disclosed for sequential processing of integrated circuits, particularly for conductively passivating a contact pad with a material which resists formation of resistive oxides. In particular, a tank is divided into three compartments, each holding a different solution: a lower compartment and two upper compartments divided by a barrier, which extends across and partway down the tank. The solutions have different densities and therefore separate into different layers. In the illustrated embodiment, integrated circuits with patterned contact pads are passed through one of the upper compartments, in which oxide is removed from the contact pads. Continuing downward into the lower compartment and laterally beneath the barrier, a protective layer is selectively formed on the insulating layer surrounding the contact pads. As the integrated circuits are moved upwardly into the second upper compartment, a conducting monomer selectively forms on the contact pads prior to any exposure to air.Type: GrantFiled: September 23, 2005Date of Patent: April 15, 2008Assignee: Micron Technology, Inc.Inventors: Tongbi Jiang, Li Li
-
Patent number: 7355229Abstract: The invention relates to a dual masked spacer etch for improved dark current performance in imagers. After deposition of spacer material such as oxide, N-channel regions are first opened for N+ source/drain implant and P-channel regions are then opened for P+ source/drain implant. Prior to the N+ source/drain implant, the wafer receives a patterned first spacer etch. During this first spacer etch, the photosensor region is covered with resist. Prior to the P+ source/drain implant, a masked second spacer etch is performed. Again the photosensor region is protected with photoresist. In such a manner, spacers are formed on the gates of both the N-channel and P-channel transistors but in the photodiode region the spacer insulator remains.Type: GrantFiled: June 29, 2006Date of Patent: April 8, 2008Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes
-
Patent number: 7344974Abstract: A method for forming a metallization contact in a semiconductor device includes the steps of: (a) forming an insulating layer on a semiconductor substrate including an active device region; (b) forming a contact hole to expose a portion of the active device region by etching a portion of the insulating layer; (c) forming a CVD TiN layer on the insulating layer and inside the contact hole; (d) forming a PVD TiN layer on the CVD TiN layer using ionized metal plasma sputtering; and (e) forming a metal layer on the PVD TiN layer.Type: GrantFiled: December 29, 2005Date of Patent: March 18, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Jung Joo Kim
-
Patent number: 7344941Abstract: Methods of manufacturing a metal-insulator-metal capacitor are provided.Type: GrantFiled: December 21, 2005Date of Patent: March 18, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Jung-Gyu Kim
-
Patent number: 7341936Abstract: A semiconductor device manufacturing method comprises the steps of forming a metal film (24) on an organic interlayer insulating film (22) formed over a semiconductor substrate to get a metal diffusion preventing metal carbide film (23) on a boundary between the organic interlayer insulating film (22) and the metal film (24), and leaving the metal carbide film (23) on the organic interlayer insulating film (22) by removing selectively the metal film (24) from the metal carbide film (23).Type: GrantFiled: December 15, 2004Date of Patent: March 11, 2008Assignee: Fujitsu LimitedInventors: Takahiro Kimura, Chihiro Uchibori
-
Patent number: 7342289Abstract: A structure to improve carrier mobility of a MOS device in an integrated circuit. The structure comprises a semiconductor substrate, containing a source region and a drain region; a conductive gate overlying a gate dielectric layer on the semiconductor substrate; a conformal stress film covering the source region, the drain region, and the conductive gate. In addition, the structure may comprise a semiconductor substrate, containing a source region and a drain region; a conductive gate overlying a gate dielectric layer on the semiconductor substrate; a plurality of stress films covering the source region, the drain region, and the conductive gate.Type: GrantFiled: August 8, 2003Date of Patent: March 11, 2008Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Chien-Chao Huang, Chung-Hu Ge, Wen-Chin Lee, Chenming Hu, Carlos H. Diaz, Fu-Liang Yang
-
Patent number: 7341942Abstract: A method for forming a metal line of a semiconductor device forms an aluminum line having an excellent orientation. A specific resistance of a metal line is reduced, thereby enabling sufficient supply of a desired electric current. The method includes steps of forming a lower reflection preventing layer on a silicon wafer, forming a first aluminum layer on the lower reflection preventing layer, forming a second aluminum layer on the first aluminum layer, lowering a surface roughness of the second aluminum layer, forming an upper reflection preventing layer on the second aluminum layer, and forming an aluminum line.Type: GrantFiled: December 21, 2005Date of Patent: March 11, 2008Assignee: Dongbu Electronics Co., LtdInventor: Jae Suk Lee
-
Patent number: 7338855Abstract: A method for fabricating a semiconductor device is provided, wherein a large MIM capacitor including an uneven surface if formed to increase capacitance. The method includes forming a polysilicon layer on a lower metal layer by plasma-enhanced chemical vapor deposition; forming an uneven surface in the polysilicon layer by etching the polysilicon layer with an isotropic etchant; forming an upper metal layer on the polysilicon layer; sequentially etching the upper metal layer and the polysilicon layer; and performing chemical-mechanical polishing after completing a gap-fill process on the upper metal layer.Type: GrantFiled: December 21, 2005Date of Patent: March 4, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Jae Suk Lee
-
Patent number: 7338854Abstract: A method for manufacturing a multilayer ceramic capacitor, in which internal electrodes printed on each of a plurality of dielectric sheets have reduced thicknesses using an absorption member, thereby allowing the multilayer ceramic capacitor to have a high capacity and be minimized. The method includes printing the internal electrodes on each of the dielectric sheets, and stacking the dielectric sheets, wherein the internal electrodes formed on each of the dielectric sheets have a reduced thickness by causing an absorptive member to contact the surface of each of the dielectric sheets provided with the internal electrodes and then separating the absorptive member from the surface so that portions of the internal electrodes having a designated thickness are eliminated, and the dielectric sheets provided with the internal electrodes having the reduced thickness are stacked to form a chip element.Type: GrantFiled: December 3, 2004Date of Patent: March 4, 2008Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Ho Sung Choo, Seung Hyun Ra, Yong Suk Kim, Jung Woo Lee, Hyo Soon Shin, Hyoung Ho Kim
-
Patent number: 7335969Abstract: A method for monitoring a nitridation process, including: (a) providing a semiconductor substrate; (b) forming a first dielectric layer on a top surface of the substrate; (c) introducing a quantity of interfacial species into the substrate; (d) removing the first dielectric layer; (e) forming a second dielectric layer on the top surface of the substrate; (f) measuring the density of interface traps between the substrate and the second dielectric layer; (g) providing a predetermined relationship between the quantity of the interfacial species and the density of the interface traps; and (h) determining the quantity of the interfacial species introduced based on the relationship.Type: GrantFiled: March 9, 2005Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: Lance Genicola, Mark J. Hurley, Jeremy J. Kempisty, Paul D. Kirsch, Ravikumar Ramachandran, Suri Hedge
-
Patent number: 7335572Abstract: A method for bonding at low or room temperature includes steps of surface cleaning and activation by cleaning or etching. The method may also include removing by-products of interface polymerization to prevent a reverse polymerization reaction to allow room temperature chemical bonding of materials such as silicon, silicon nitride and SiO2. The surfaces to be bonded are polished to a high degree of smoothness and planarity. VSE may use reactive ion etching or wet etching to slightly etch the surfaces being bonded. The surface roughness and planarity are not degraded and may be enhanced by the VSE process. The etched surfaces may be rinsed in solutions such as ammonium hydroxide or ammonium fluoride to promote the formation of desired bonding species on the surfaces.Type: GrantFiled: January 23, 2004Date of Patent: February 26, 2008Assignee: Ziptronix, Inc.Inventors: Qin-Yi Tong, Gaius Gillman Fountain, Jr., Paul M. Enquist
-
Patent number: 7327027Abstract: A method and device for thermal conduction is provided. A thermal interface device and method of formation is described that includes advantages such as improved interfacial strength, and improved interfacial contact. Embodiments of thermal conduction structures are shown that provide composite thermal conduction and circulated liquid cooling. Embodiments are further shown that require simple, low numbers of manufacturing steps and reduced thermal interface thickness.Type: GrantFiled: February 23, 2006Date of Patent: February 5, 2008Assignee: Intel CorporationInventors: Sabina J. Houle, James Christopher Matayabas, Jr.
-
Patent number: 7321149Abstract: A patterned mask can be formed as follows. A first patterned photoresist is formed over a masking layer and utilized during a first etch into the masking layer. The first etch extends to a depth in the masking layer that is less than entirely through the masking layer. A second patterned photoresist is subsequently formed over the masking layer and utilized during a second etch into the masking layer. The combined first and second etches form openings extending entirely through the masking layer and thus form the masking layer into the patterned mask. The patterned mask can be utilized to form a pattern in a substrate underlying the mask. The pattern formed in the substrate can correspond to an array of capacitor container openings. Capacitor structure can be formed within the openings. The capacitor structures can be incorporated within a DRAM array.Type: GrantFiled: July 22, 2005Date of Patent: January 22, 2008Assignee: Micron Technology, Inc.Inventors: Brett W. Busch, Luan C. Tran, Ardavan Niroomand, Fred D. Fishburn, Richard D. Holscher
-
Patent number: 7317221Abstract: A stacked integrated circuit (IC) MIM capacitor structure and method for forming the same the MIM capacitor structure including a first MIM capacitor structure formed in a first IMD layer comprising an first upper and first lower electrode portions; at least a second MIM capacitor structure arranged in stacked relationship in an overlying IMD layer comprising a second upper electrode and second lower electrode to form an MIM capacitor stack; wherein, the first lower electrode is arranged in common electrical signal communication comprising metal filled vias with the second upper electrode and the first upper electrode is arranged in common electrical signal communication with the second lower electrode.Type: GrantFiled: December 4, 2003Date of Patent: January 8, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuan-Lun Chang, Chuan-Ying Lee, Chun-Hon Chen
-
Patent number: 7312118Abstract: Disclosed is a semiconductor device comprising a semiconductor substrate, a capacitor structure formed above the semiconductor substrate and comprising a first electrode, a second electrode provided below the first electrode, a third electrode provided below the second electrode, a first dielectric film provided between the first electrode and the second electrode, and a second dielectric film provided between the second electrode and the third electrode, an insulating film covering the capacitor structure and having a first hole reaching the first electrode, a second hole reaching the second electrode, and a third hole reaching the third electrode, a first conductive connection electrically connecting the first electrode and the third electrode and having portions buried in the first and third holes, and a second conductive connection formed separately from the first conductive connection and having a portion buried in the second hole.Type: GrantFiled: February 24, 2006Date of Patent: December 25, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Masahiro Kiyotoshi
-
Patent number: 7312143Abstract: A wafer level chip scale package may have a gap provided between a solder bump and a bump land. The gap may be filled with a gas. A method of manufacturing a wafer level chip scale package may involve forming a redistribution line having a first opening, forming a seed metal layer having a second opening including an undercut portion, and forming the gap using the first and the second openings.Type: GrantFiled: March 14, 2007Date of Patent: December 25, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Myeong-Soon Park, Hyun-Soo Chung, In-Young Lee, Jae-Sik Chung, Sung-Min Sim, Dong-Hyeon Jang, Young-Hee Song, Seung-Kwan Ryu
-
Patent number: 7300848Abstract: A semiconductor device having a recess gate is formed by first forming a recess below the upper surface of the substrate. A spacer is formed at each sidewall of the recess. An impurity doping area is formed in a source area. A first LDD area is formed in a drain area. A gate comprising a gate insulating layer and a gate conductive layer is then formed in the recess. A second LDD area is formed on the upper surface of the semiconductor substrate. A gate spacer is formed at each sidewall of the gate. Then a source/drain area having an asymmetrical structure is formed on each side of the gate.Type: GrantFiled: November 28, 2005Date of Patent: November 27, 2007Assignee: Hynix Semiconductor Inc.Inventor: Min Woo Jang