Patents Examined by Kevin Parendo
-
Patent number: 9620661Abstract: Approaches for foil-based metallization of solar cells and the resulting solar cells are described. For example, a method of fabricating a solar cell involves locating a metal foil above a plurality of alternating N-type and P-type semiconductor regions disposed in or above a substrate. The method also involves laser welding the metal foil to the alternating N-type and P-type semiconductor regions. The method also involves patterning the metal foil by laser ablating through at least a portion of the metal foil at regions in alignment with locations between the alternating N-type and P-type semiconductor regions. The laser welding and the patterning are performed at the same time.Type: GrantFiled: December 19, 2014Date of Patent: April 11, 2017Assignees: SunPower Corporation, Total Marketing ServicesInventors: Taeseok Kim, Gabriel Harley, John Wade Viatella, Perine Jaffrennou
-
Patent number: 9613876Abstract: A thin film transistor (TFT) substrate includes a base substrate, a TFT disposed on the base substrate. The TFT includes a gate electrode, a semiconductor layer comprising a channel region, and a source electrode and a drain electrode spaced apart from one another by a length of the channel region. The TFT substrate further includes a gate insulating layer disposed between the gate electrode and the semiconductor layer and a measuring pattern configured to measure a length of the channel region.Type: GrantFiled: December 21, 2015Date of Patent: April 4, 2017Assignee: Samsung Display Co., Ltd.Inventors: Yong Tae Cho, Joong Tae Kim, In Woo Kim, Kwang Su Park, Da Young Lee, Min Ha Hwang, Seong Jun Hwang
-
Patent number: 9613844Abstract: A 3D semiconductor device, including: a first layer including first transistors; a first interconnection layer interconnecting the first transistors and overlying the first layer; and a second layer including second transistors, where the second layer thickness is less than 2 microns and greater than 5 nm, where the second layer is overlying the first interconnection layer, and where the second layer includes dice lines formed by an etch step.Type: GrantFiled: August 7, 2015Date of Patent: April 4, 2017Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak C. Sekar, Zeev Wurman, Israel Beinglass
-
Patent number: 9601675Abstract: Vertical solid-state transducers (“SSTs”) having backside contacts are disclosed herein. An SST in accordance with a particular embodiment can include a transducer structure having a first semiconductor material at a first side of the SST, a second semiconductor material at a second side of the SST opposite the first side, and an active region between the first and second semiconductor materials. The SST can further include first and second contacts electrically coupled to the first and second semiconductor materials, respectively. A portion of the first contact can be covered by a dielectric material, and a portion can remain exposed through the dielectric material. A conductive carrier substrate can be disposed on the dielectric material. An isolating via can extend through the conductive carrier substrate to the dielectric material and surround the exposed portion of the first contact to define first and second terminals electrically accessible from the first side.Type: GrantFiled: October 29, 2015Date of Patent: March 21, 2017Assignee: Micron Technology, Inc.Inventors: Vladimir Odnoblyudov, Martin F. Schubert
-
Patent number: 9601473Abstract: A press pack module includes a collector module terminal, an emitter module terminal, a gate module terminal, and an auxiliary module terminal. Each IGBT cassette within the module includes a set of shims, two contact pins, and an IGBT die. The first contact pin provides part of a first electrical connection between the gate module terminal and the IGBT gate pad. The second contact pin provides part of a second electrical connection between the auxiliary module terminal and a shim that in turn contacts the IGBT emitter pad. The electrical connection between the auxiliary emitter terminal and each emitter pad of the many IGBTs is a balanced impedance network. The balanced network is not part of the high current path through the module. By supplying a gate drive signal between the gate and auxiliary emitter terminals, simultaneous IGBT turn off in high speed and high current switching conditions is facilitated.Type: GrantFiled: October 30, 2015Date of Patent: March 21, 2017Assignee: IXYS CorporationInventors: Ashley Golland, Franklin J. Wakeman, Howard D. Neal
-
Patent number: 9589995Abstract: Disclosed are a method for manufacturing a TFT substrate having storage capacitors and the TFT substrate. The method includes: (1) forming a gate terminal and a first metal electrode; (2) forming a gate insulation layer and a gate insulation layer through-hole; (3) forming an oxide semiconductor layer; (4) subjecting a portion of the oxide semiconductor layer to N-type heavy doping to form a first conductor electrode thereby constituting a first storage capacitor; (5) forming an etch stop layer and a first etch stop layer through-hole; (6) forming source/drain terminals and a second metal electrode, thereby constituting a second storage capacitor connected in parallel to the first capacitor; (7) forming a protection layer, a protection layer through-hole, and a second etch stop layer through-hole; and (8) forming a pixel electrode and a second conductor electrode, thereby constituting a third storage capacitor connected in parallel to the second capacitor.Type: GrantFiled: August 15, 2014Date of Patent: March 7, 2017Assignee: Shenzhen China Star Optoelectronics Technology Co., LtdInventors: Longqiang Shi, Chihyuan Tseng, Wenhui Li, Yutong Hu, Hejing Zhang, Xiaowen Lv, Chihyu Su
-
Patent number: 9583487Abstract: Semiconductor devices having metallic source and drain regions are described. For example, a semiconductor device includes a gate electrode stack disposed above a semiconducting channel region of a substrate. Metallic source and drain regions are disposed above the substrate, on either side of the semiconducting channel region. Each of the metallic source and drain regions has a profile. A first semiconducting out-diffusion region is disposed in the substrate, between the semiconducting channel region and the metallic source region, and conformal with the profile of the metallic source region. A second semiconducting out-diffusion region is disposed in the substrate, between the semiconducting channel region and the metallic drain region, and conformal with the profile of the metallic drain region.Type: GrantFiled: December 19, 2011Date of Patent: February 28, 2017Assignee: Intel CorporationInventors: Martin D. Giles, Annalisa Cappellani, Sanaz Kabehie, Rafael Rios, Cory E. Weber, Aaron A. Budrevich
-
Patent number: 9583349Abstract: Semiconductor devices, methods and apparatus for forming the same are provided. The semiconductor device includes a substrate having a source and drain region and a gate electrode stack on the substrate between the source and drain regions. The gate electrode stack includes a conductive film layer on a gate dielectric layer, a refractory metal silicon nitride film layer on the conductive film layer, and a tungsten film layer on the refractory metal silicon nitride film layer. In one embodiment, the method includes positioning a substrate within a processing chamber, wherein the substrate includes a source and drain region, a gate dielectric layer between the source and drain regions, and a conductive film layer on the gate dielectric layer. The method also includes depositing a refractory metal silicon nitride film layer on the conductive film layer and depositing a tungsten film layer on the refractory metal silicon nitride film layer.Type: GrantFiled: November 25, 2014Date of Patent: February 28, 2017Assignee: APPLIED MATERIALS, INC.Inventors: Srinivas Gandikota, Zhendong Liu, Jianxin Lei, Rajkumar Jakkaraju
-
Patent number: 9583501Abstract: A semiconductor chip includes a base of a memory transistor in a first region of a substrate, and a base of a metal oxide semiconductor (MOS) transistor in a second region of the substrate. The base of the memory transistor includes a channel in a surface of substrate, a tunnel layer over the channel, and a nitride layer over the tunnel layer. The base of the MOS transistor includes a channel in the surface of substrate. The MOS transistor is coupled to the memory transistor through a shared diffusion region formed in the surface of substrate between the channel of the MOS transistor and the channel of the memory transistor. A plasma oxide overlying the nitride layer and the surface of the substrate to form a top oxide layer over the nitride layer and a gate oxide layer over the surface of substrate in the second region.Type: GrantFiled: January 16, 2015Date of Patent: February 28, 2017Assignee: CYPRESS SEMICONDUCTOR CORPORATIONInventor: Jeong-Mo Hwang
-
Patent number: 9583559Abstract: In one embodiment a method of forming a compressive polycrystalline semiconductive material layer is disclosed. The method comprises forming a polycrystalline semiconductive seed layer over a substrate and forming a silicon layer by depositing silicon directly on the polycrystalline silicon seed layer under amorphous process conditions at a temperature below 600 C.Type: GrantFiled: March 23, 2015Date of Patent: February 28, 2017Assignee: Infineon Technologies AGInventors: Wolfgang Lehnert, Stefan Pompl, Markus Meyer
-
Patent number: 9577003Abstract: A solid-state image pickup device includes a semiconductor substrate in which photoelectric conversion units are arranged. An insulator is disposed on the semiconductor substrate. The insulator has holes associated with the respective photoelectric conversion units. Members are arranged in the respective holes. A light-shielding member is disposed on the opposite side of one of the members from the semiconductor substrate, such that only the associated photoelectric conversion unit is shielded from light. In the solid-state image pickup device, the holes are simultaneously formed and the members are simultaneously formed.Type: GrantFiled: April 8, 2015Date of Patent: February 21, 2017Assignee: CANON KABUSHIKI KAISHAInventors: Mineo Shimotsusa, Masahiro Kobayashi
-
Patent number: 9570504Abstract: Provided is a method of manufacturing an imaging apparatus. The imaging apparatus is formed on a substrate and includes a pixel region and a peripheral circuit region that is arranged on a periphery of the pixel region. The method includes: forming an insulating layer in the pixel region and the peripheral circuit region; etching the insulating layer formed in the pixel region in a state in which the peripheral circuit region is protected; planarizing a surface of the insulating layer; and forming a waveguide in the pixel region. After the forming an insulating layer and before the etching the insulating layer, an average value of heights of a top surface of the insulating layer in the pixel region is larger than an average value of heights of a top surface of the insulating layer in the peripheral circuit region.Type: GrantFiled: August 27, 2015Date of Patent: February 14, 2017Assignee: CANON KABUSHIKI KAISHAInventors: Toshiyuki Ogawa, Sho Suzuki, Shunsuke Takimoto
-
Patent number: 9570587Abstract: A method for performing a stress memorization technique (SMT) a FinFET and a FinFET having memorized stress effects including multi-planar dislocations are disclosed. An exemplary embodiment includes receiving a FinFET precursor with a substrate, a fin structure on the substrate, an isolation region between the fin structures, and a gate stack over a portion of the fin structure. The gate stack separates a source region of the fin structure from a drain region of the fin structure and creates a gate region between the two. The embodiment also includes forming a stress-memorization technique (SMT) capping layer over at least a portion of each of the fin structures, isolation regions, and the gate stack, performing a pre-amorphization implant on the FinFET precursor by implanting an energetic doping species, performing an annealing process on the FinFET precursor, and removing the SMT capping layer.Type: GrantFiled: February 26, 2015Date of Patent: February 14, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Cheng Lo, Sun-Jay Chang
-
Patent number: 9559017Abstract: A method for forming a semiconductor structure is provided. The method includes providing a substrate having a first region and a second region; and forming at least one first trench in the first region of the substrate, and at least one second trench in second region of the substrate. The method also includes forming a first liner layer on side and bottom surfaces of the first trench, and the side and bottom surfaces of the second trench; and performing a rapid thermal oxy-nitridation process on the first liner layer to release a tensile stress between the first liner layer and the substrate. Further, the method includes removing a portion of the first liner layer in the first region to expose the first trench; and forming a second liner layer on the side and bottom surface of the first trench.Type: GrantFiled: August 6, 2015Date of Patent: January 31, 2017Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventors: Kuan Xu, Wujia Chen
-
Patent number: 9559325Abstract: Disclosed is a light-emitting element with a microcavity structure which is capable of amplifying a plurality of wavelengths to give emission of a desired color. The light-emitting element includes a pair of electrodes and an EL layer having a light-emitting substance interposed between the pair of electrodes. One of the pair of electrodes gives a reflective surface and the other electrode gives a semi-reflective surface. The light-emitting element is arranged so that the emission of the light-emitting substance covers at least two wavelengths ? and an optical path length L between the reflective surface and the semi-reflective surface satisfies an equation L=n?/2 where n is an integer greater than or equal to 2.Type: GrantFiled: July 8, 2015Date of Patent: January 31, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Nobuharu Ohsawa, Toshiki Sasaki, Satoshi Seo
-
Patent number: 9543190Abstract: A method of fabricating a semiconductor device is disclosed. The method includes the steps of: providing a semiconductor substrate; forming a buried layer in the semiconductor substrate; forming a deep well having a first conductivity type in the semiconductor substrate, wherein the deep well is disposed on the buried layer; forming a first trench structure in the deep well, wherein the first trench structure extends into the buried layer; and forming a second trench structure in the semiconductor substrate, wherein a depth of the second trench structure is larger than a depth of the buried layer.Type: GrantFiled: June 8, 2015Date of Patent: January 10, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventor: Ching-Hung Kao
-
Patent number: 9530950Abstract: A manufacturing method of a flip-chip nitride semiconductor light emitting element includes a step of providing a nitride semiconductor light emitting element structure; a protective layer forming step; a first resist pattern forming step; a protective layer etching step; a first metal layer forming step; a first resist pattern removing step; a third metal layer forming step; a second resist pattern forming step; a second metal layer forming step; a second resist pattern removing step; and a third metal layer removing step.Type: GrantFiled: November 18, 2015Date of Patent: December 27, 2016Assignee: NICHIA CORPORATIONInventors: Akinori Yoneda, Hirofumi Kawaguchi, Kouichiroh Deguchi
-
Patent number: 9530901Abstract: A semiconductor device including field-effect transistors (finFETs) and fin capacitors are formed on a silicon substrate. The fin capacitors include silicon fins, one or more electrical conductors between the silicon fins, and insulating material between the silicon fins and the one or more electrical conductors. The fin capacitors may also include insulating material between the one or more electrical conductors and underlying semiconductor material.Type: GrantFiled: January 31, 2012Date of Patent: December 27, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chung-Hui Chen
-
Patent number: 9530843Abstract: A planar semiconductor device including a semiconductor on insulator (SOI) substrate with source and drain portions having a thickness of less than 10 nm that are separated by a multi-layered strained channel. The multi-layer strained channel of the SOI layer includes a first layer with a first lattice dimension that is present on the buried dielectric layer of the SOI substrate, and a second layer of a second lattice dimension that is in direct contact with the first layer of the multi-layer strained channel portion. A functional gate structure is present on the multi-layer strained channel portion of the SOI substrate. The semiconductor device having the multi-layered channel may also be a finFET semiconductor device.Type: GrantFiled: June 12, 2015Date of Patent: December 27, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Thomas N. Adam, Kangguo Cheng, Ali Khakifirooz, Alexander Reznicek, Davood Shahrjerdi
-
Patent number: 9525005Abstract: A CIS structure is provided, including a translucent structure, a reflective structure surrounding the translucent structure, and a micro lens disposed on a side of the translucent structure. The reflective structure includes a first reflective layer surrounding the translucent structure, a second reflective layer surrounding the first reflective layer, and a third reflective layer surrounding the second reflective layer. The first, second, and third reflective layers respectively have refractive indexes N1, N2, and N3, wherein N1>N2>N3.Type: GrantFiled: May 18, 2015Date of Patent: December 20, 2016Assignee: VISERA TECHNOLOGIES COMPANY LIMITEDInventor: Zong-Ru Tu