Patents Examined by Kyle Vallecillo
-
Patent number: 11271673Abstract: In some embodiments, a bandwidth constrained equalized transport (BCET) communication system comprises a transmitter that transmits a signal, a communication channel that transports the signal, and a receiver that receives the signal. The transmitter can comprise a pulse-shaping filter that intentionally introduces memory into the signal, and an error control code encoder that is a low-density parity-check (LDPC) error control code encoder. The error control encoder comprises code that is optimized based on the intentionally introduced memory into the signal, a code rate, a signal-to-noise ratio, and an equalizer structure in the receiver. In some embodiments, the communication system is bandwidth constrained, and the transmitted signal comprises an information rate that is higher than for an equivalent system without intentional introduction of the memory at the transmitter.Type: GrantFiled: July 13, 2020Date of Patent: March 8, 2022Assignee: NTWINE, LLCInventors: Andreja Radosevic, Predrag Ivanis, Srdjan Brkic, Djordje Sarac, Nikola Alic
-
Patent number: 11271682Abstract: Embodiments related to retransmission in a communication system are described and depicted. In one embodiment, a retransmission entity repeats a transmission of data transfer unit by the device after a predetermined number of other transmitted data transfer units has been transmitted. The retransmission entity may also determine whether a measure for a time period since the first transmission of the data transfer unit by the device has exceeded a predetermined threshold and to provide a final transmission of the data transfer unit based on the determining that the measure for the time period has exceeded the predetermined threshold.Type: GrantFiled: March 24, 2020Date of Patent: March 8, 2022Assignee: Intel Germany GmbH & Co. KGInventors: Dietmar Schoppmeier, Gert Schedelbeck, Bernd Heise
-
Patent number: 11269742Abstract: An integrated circuit (IC) chip can include a given core at a position in the IC chip that defines a given orientation, wherein the given core is designed to perform a particular function. The IC chip can include another core designed to perform the particular function. The other core can be flipped and rotated by 180 degrees relative to the given core such that the other core is asymmetrically oriented with respect to the given core. The IC chip can also include a compare unit configured to compare outputs of the given core and the other core to detect a fault in the IC chip.Type: GrantFiled: April 2, 2020Date of Patent: March 8, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jasbir Singh Nayyar, Shashank Srinivasa Nuthakki, Rahul Gulati, Arun Shrimali
-
Patent number: 11265011Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: GrantFiled: March 24, 2020Date of Patent: March 1, 2022Assignee: Marvell Asia Pte, Ltd.Inventors: Andre Szczepanek, Arash Farhoodfar, Sudeep Bhoja, Sean Batty, Shaun Lytollis
-
Patent number: 11258465Abstract: A method and apparatus for obtaining data from a memory, estimating a probability of data values of the obtained data based on at least one of a source log-likelihood ratio and a channel log-likelihood ratio, wherein each bit in the obtained data has an associated log-likelihood ratio, determining at least one data pattern parameter for the data and performing a decoding process using the at least one data pattern parameters to determine a decoded data set.Type: GrantFiled: July 16, 2020Date of Patent: February 22, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Dudy David Avraham, Eran Sharon, Omer Fainzilber, Alexander Bazarsky, Stella Achtenberg
-
Patent number: 11256569Abstract: A data processing apparatus is provided, which includes storage circuitry comprising a plurality of lines, each of the plurality of lines comprising a data value. Access circuitry accesses a pair of the plurality of lines at a time, the pair of the plurality of lines comprising a further data value, distinct from the data value, and a plurality of error bits to detect or correct errors in the data value in each line in the pair of the plurality of lines.Type: GrantFiled: January 2, 2020Date of Patent: February 22, 2022Assignee: Arm LimitedInventors: Mark Gerald LaVine, Simon John Craske
-
Patent number: 11249848Abstract: An error check code (ECC) decoder includes a buffer, a data converter and a decoding circuit. The buffer stores a plurality of read pages read from a plurality of multi-level cells connected to a same wordline. The data converter adjusts reliability parameters of read bits of the plurality of read pages based on state-bit mapping information and the plurality of read pages to generate a plurality of ECC input data respectively corresponding to the plurality of read pages. The state-bit mapping information indicate mapping relationships between states and bits stored in the plurality of multi-level cells. The decoding circuit performs an ECC decoding operation with respect to the plurality of read pages based on the plurality of ECC input data. An error correction probability is increased by adjusting the reliability parameters of read bits based on the state-bit mapping information.Type: GrantFiled: December 28, 2020Date of Patent: February 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Youngjun Hwang, Hongrak Son, Dongmin Shin
-
Patent number: 11251814Abstract: A method and apparatus for obtaining data from a memory, estimating a probability of data values of the obtained data based on at least one of a source log-likelihood ratio and a channel log-likelihood ratio, wherein each bit in the obtained data has an associated log-likelihood ratio, determining at least one data pattern parameter for the data and performing a decoding process using the at least one data pattern parameters to determine a decoded data set.Type: GrantFiled: July 16, 2020Date of Patent: February 15, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Dudy David Avraham, Eran Sharon, Omer Fainzilber, Alexander Bazarsky, Stella Achtenberg
-
Patent number: 11237906Abstract: Methods, systems, and devices for generating a balanced codeword protected by an error correction code are described. A memory device may receive data bits for storage. Based on the data bits, the memory device may generate a codeword that includes the data bits, parity bits, and placeholder bits. The memory device may balance the codeword by inverting one or more packets of the codeword. After balancing the codeword, the memory device may store at least a portion of the codeword in memory so that a later operation or a decoding process reveals the packets that were inverted as part of the balancing process. Accordingly, the memory device may re-invert the appropriate packets to recover the original data bits.Type: GrantFiled: July 28, 2020Date of Patent: February 1, 2022Assignee: Micron Technology, Inc.Inventor: Christophe Vincent Antoine Laurent
-
Patent number: 11237905Abstract: In described examples, a processor system includes a processor core that generates memory write requests, a cache memory, and a memory pipeline of the cache memory. The memory pipeline has a holding buffer, an anchor stage, and an RMW pipeline. The anchor stage determines whether a data payload of a write request corresponds to a partial write. If so, the data payload is written to the holding buffer and conforming data is read from a corresponding cache memory address to merge with the data payload. The RMW pipeline has a merge stage and a syndrome generation stage. The merge stage merges the data payload in the holding buffer with the conforming data to make merged data. The syndrome generation stage generates an ECC syndrome using the merged data. The memory pipeline writes the data payload and ECC syndrome to the cache memory.Type: GrantFiled: May 14, 2020Date of Patent: February 1, 2022Assignee: Texas Instruments IncorporatedInventors: Abhijeet Ashok Chachad, David Matthew Thompson, Daniel Brad Wu
-
Patent number: 11239952Abstract: Embodiments related to retransmission in a communication system are described and depicted. In one embodiment, a retransmission entity repeats a transmission of a data transfer unit by the device after a predetermined number of other transmitted data transfer units has been transmitted. The retransmission entity may also determine whether a measure for a time period since the first transmission of the data transfer unit by the device has exceeded a predetermined threshold and to provide a final transmission of the data transfer unit based on the determining that the measure for the time period has exceeded the predetermined threshold.Type: GrantFiled: March 24, 2020Date of Patent: February 1, 2022Assignee: Lantiq Beteiligungs-GmbH & Co. KGInventors: Dietmar Schoppmeier, Gert Schedelbeck, Bernd Heise
-
Patent number: 11233589Abstract: Described are methods and circuits for margin testing digital receivers. These methods and circuits prevent margins from collapsing in response to erroneously received data and can thus be used in receivers that employ historical data to reduce intersymbol interference (ISI). Some embodiments detect receive errors for input data streams of unknown patterns and can thus be used for in-system margin testing. Such systems can be adapted to dynamically alter system parameters during device operation to maintain adequate margins despite fluctuations in the system noise environment due to e.g. temperature and supply-voltage changes. Also described are methods of plotting and interpreting filtered and unfiltered error data generated by the disclosed methods and circuits. Some embodiments filter error data to facilitate pattern-specific margin testing.Type: GrantFiled: November 24, 2020Date of Patent: January 25, 2022Assignee: Rambus Inc.Inventors: Andrew Ho, Vladimir Stojanovic, Bruno W. Garlepp, Fred F. Chen
-
Patent number: 11231992Abstract: A memory system includes a plurality of memory devices, each of the plurality of memory devices including a plurality of memory cells, and at least one of the plurality of memory devices including a backup region, and a memory controller configured to store data to be stored in a plurality of selected memory cells in the plurality of selected memory cells and the backup region, the plurality of selected memory cells being connected to a selected word line of a selected memory device among the plurality of memory devices, and replace the selected word line with a redundancy word line to which a plurality of redundancy memory cells among the plurality of memory cells are connected in response to a correctable error correction code (CECC) occurring in at least one of the plurality of selected memory cells.Type: GrantFiled: February 18, 2020Date of Patent: January 25, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inhoon Park, Dong Kim, Hyunglae Eun, Chulseung Lim, Wonyeoung Jung
-
Patent number: 11231995Abstract: A first data stored at a first portion of a memory cell and a second data stored at a second portion of the memory cell are identified. A first error rate associated with first data stored at the first portion of the memory cell is determined. The first error rate is adjusted to exceed a second error rate associated with the second data stored at the second portion of the memory cell. A determination is made as to whether the first error rate exceeds a threshold. The second data stored at the second portion of the memory cell is provided for use in an error correction operation by a controller associated with the memory cell in response to determining that the first error rate exceeds the threshold.Type: GrantFiled: January 17, 2020Date of Patent: January 25, 2022Assignee: Micron Technology, Inc.Inventors: Mustafa N. Kaynak, Larry J. Koudele, Michael Sheperek, Patrick R. Khayat, Sampath K. Ratnam
-
Patent number: 11233605Abstract: The present disclosure provides optimized coding and decoding methods for polar codes and corresponding encoder and decoder. The coding method comprises: providing to-be-encoded input bits that include free bits and remaining bits; dividing the remaining bits into a plurality of fragments; providing a connection code; connecting one fragment of the remaining bits to the connection code to thereby form a connected fragment, while the remaining being still unconnected fragments; performing polarization coding to the free bits, the connected fragment, and the unconnected fragments to obtain the polar codes.Type: GrantFiled: August 14, 2017Date of Patent: January 25, 2022Assignee: ALCATEL LUCENTInventor: Yu Chen
-
Patent number: 11228396Abstract: This disclosure provides methods, devices and systems for encoding data in wireless communications. Some implementations more specifically relate to performing a first encoding operation on data bits of a code block to shape the amplitudes of the resultant symbols such that the amplitudes have a non-uniform distribution. In some aspects, the probabilities associated with the respective amplitudes generally increase with decreasing amplitude. For example, the non-uniform distribution of the amplitudes of the symbols may be approximately Gaussian. In some aspects, the first encoding operation is or includes a prefix encoding operation having an effective coding rate greater than 0.94 but less than 1. The first encoding operation is followed by a second encoding operation that also adds redundancy but does not alter the data bits themselves. In some aspects, the second encoding operation is or includes a low-density parity-check (LDPC) encoding operation associated with a coding rate greater than 5/6.Type: GrantFiled: January 4, 2021Date of Patent: January 18, 2022Assignee: QUALCOMM INCORPORATEDInventors: Dung Ngoc Doan, Lin Yang, Didier Johannes Richard Van Nee, Bin Tian, Thomas Joseph Richardson, Stephen Jay Shellhammer
-
Patent number: 11223446Abstract: Systems and devices can include a first port of a first device coupled to a second port of a second device across a multi-lane link. The first port can augment a data block with error correcting code by distributing error correcting code evenly across each lane of the data block, wherein each lane of the data block includes a same number of error correcting code. The first port can transmit the data block with the per-lane error correcting code to the second port across the multi-lane link. The second port can determine error correcting code based on the error correcting code bits received in the data block, and perform error correction on the symbols of the data block based on the error correcting code received.Type: GrantFiled: August 12, 2020Date of Patent: January 11, 2022Assignee: Intel CorporationInventor: Debendra Das Sharma
-
Patent number: 11222708Abstract: Apparatuses and methods of sharing error correction memory on an interface chip are described. An example apparatus includes: at least one memory chip having a plurality of first memory cells and an interface chip coupled to the at least one memory chip and having a control circuit and a storage area. The control circuit detects one or more defective memory cells of the first memory cells of the at least one memory chip. The control circuit further stores first defective address information of the one or more defective memory cells of the first memory cells into the storage area. The interface chip responds to the first defective address information and an access request to access the storage area in place of the at least one memory chip when the access request has been provided with respect to the one or more defective memory cells of the first memory cells.Type: GrantFiled: August 9, 2019Date of Patent: January 11, 2022Assignee: Micron Technology, Inc.Inventors: Tomoyuki Shibata, Chikara Kondo, Hiroyuki Tanaka
-
Patent number: 11204385Abstract: One example includes a clock receiver system. The system includes a scan clock generator configured to receive a shift clock signal and a high-speed clock signal and to generate a scan clock signal for a transition fault test (TFT) based on the high-speed clock signal. The scan clock generator can provide the scan clock signal as having a pulse sequence comprising at least one preliminary pulse followed by periodic logic state transitions in a capture window during the TFT. The system also includes receiver logic configured to receive the scan clock signal and being programmed to identify each of the at least one preliminary pulse and the periodic logic state transitions in the capture window to pass the TFT.Type: GrantFiled: April 30, 2020Date of Patent: December 21, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Gautam Sanjay Kale, Nagalinga Swamy B. Aremallapur, Sundarrajan Rangachari
-
Patent number: 11204837Abstract: An electronic system may include one or more units of processing circuitry configured to implement a main intellectual property (IP), a checker IP, and an error detection circuit. The main IP includes a first data path and a first control signal path. The checker IP includes a second control signal path. The error detection circuit is configured to detect an error of data by performing error correction code (ECC) decoding of output data that is output by the main IP to the error detection circuit through the first data path, and detect an error of a control signal based on a first signal that is output by the main IP to the error detection circuit through the first control signal path, and a second signal that is output by the checker IP to the error detection circuit through the second control signal path.Type: GrantFiled: July 27, 2020Date of Patent: December 21, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Cheonsu Lee, Rohitaswa Bhattacharya