Patents Examined by Laura M Menz
-
Patent number: 11901487Abstract: Various embodiments of SST dies and solid state lighting (“SSL”) devices with SST dies, assemblies, and methods of manufacturing are described herein. In one embodiment, a SST die includes a substrate material, a first semiconductor material and a second semiconductor material on the substrate material, an active region between the first semiconductor material and the second semiconductor material, and a support structure defined by the substrate material. In some embodiments, the support structure has an opening that is vertically aligned with the active region.Type: GrantFiled: October 10, 2022Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Vladimir Odnoblyudov, Martin F. Schubert
-
Patent number: 11894329Abstract: Sacrificial pillars for a semiconductor device assembly, and associated methods and systems are disclosed. In one embodiment, a region of a semiconductor die may be identified to include sacrificial pillars that are not connected to bond pads of the semiconductor die, in addition to live conductive pillars connected to the bond pads. The region with the sacrificial pillars, when disposed in proximity to the live conductive pillars, may prevent an areal density of the live conductive pillars from experiencing an abrupt change that may result in intolerable variations in heights of the live conductive pillars. As such, the sacrificial pillars may improve a coplanarity of the live conductive pillars by reducing variations in the heights of the live conductive pillars. Thereafter, the sacrificial pillars may be removed from the semiconductor die.Type: GrantFiled: June 27, 2022Date of Patent: February 6, 2024Assignee: Micron Technology, Inc.Inventor: Chao Wen Wang
-
Patent number: 11887941Abstract: Provided is a semiconductor module, including: a semiconductor chip; a circuit board on which the semiconductor chip is mounted; a sealing resin including epoxy resin for sealing the semiconductor chip and the circuit board; and a reinforcing material, with a higher Young's modulus than the sealing resin, provided in close contact with the sealing resin above at least a part of the sealing resin. The semiconductor module includes a resin case for enclosing spaces for housing the semiconductor chip, wherein the sealing resin may be provided inside the resin case.Type: GrantFiled: August 24, 2021Date of Patent: January 30, 2024Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tomohiro Nishimura
-
Patent number: 11882745Abstract: A method for manufacturing a light emitting display device, includes preparing a substrate having an active area and edge areas around the active area, forming a first electrode in each of a plurality of subpixels in the active area, forming a first common layer configured to cover an entirety of the active area and to have a first process margin in the edge areas outside the active area, forming a conductivity improvement layer on the first common layer in the edge areas, forming a light emitting layer in each of the subpixels, forming a second common layer having a large size than a size of the active area, on the light emitting layer, and forming a second electrode having a second process margin in the edge areas to cover at least the first common layer, on the second common layer.Type: GrantFiled: November 29, 2021Date of Patent: January 23, 2024Assignee: LG DISPLAY CO., LTD.Inventors: Dong-Hyeok Lim, Min-Chul Jun
-
Patent number: 11876047Abstract: A semiconductor component includes an insulative layer having a lowermost surface arranged on top of a bottom dielectric material. The semiconductor component further includes a first interconnect structure arranged in the bottom dielectric material such that an uppermost surface of the first interconnect structure is arranged at a first height relative to the lowermost surface of the insulative layer. The semiconductor component further includes a pillar connected to the first interconnect structure and extending through the insulative layer. The semiconductor component further includes a second interconnect structure arranged in the bottom dielectric material such that an uppermost surface of the second interconnect structure is arranged at a second height relative to the lowermost surface of the insulative layer. The second height is different than the first height.Type: GrantFiled: September 14, 2021Date of Patent: January 16, 2024Assignee: International Business Machines CorporationInventors: Saumya Sharma, Ashim Dutta, Tianji Zhou, Chih-Chao Yang
-
Patent number: 11876033Abstract: An object of the present disclosure is to provide a technique capable of relaxing the stress to be applied around the attachment hole of the resin case at the time of fixing the resin case accommodating the semiconductor element to the heat dissipation component with a bolt. A semiconductor device includes a base plate, a heat dissipation component, and a resin case. In a state where the resin case is disposed on the heat dissipation component via the base plate, the resin case is attached to the heat dissipation component with a bolt. The resin case has a recess portion, an attachment hole formed below the recess portion, and at least one groove formed between a wall portion on an inner peripheral side forming the recess portion and the attachment hole. One end of the at least one groove reaches an outer peripheral end of the resin case.Type: GrantFiled: August 28, 2020Date of Patent: January 16, 2024Assignee: Mitsubishi Electric CorporationInventors: Takuro Mori, Masaru Furukawa, Takamasa Oda, Seiji Saiki
-
Patent number: 11876048Abstract: Provided is a memory device, including: a substrate; a plurality of word lines, extending in a first direction, arranged in a second direction, disposed on the substrate; a dummy structure, adjacent to ends of the word lines, disposed on the substrate, wherein the dummy structure includes a main part that extends in the second direction; and a plurality of extension parts, extending in the first direction, connected to the main part, and interposed between the main part and the word lines.Type: GrantFiled: October 19, 2021Date of Patent: January 16, 2024Assignee: Winbond Electronics Corp.Inventors: Wen-Chieh Tsai, Cheng-Ta Yang, Tsung-Wei Lin
-
Patent number: 11869936Abstract: A semiconductor device includes a fin structure including a recess formed in an upper surface of the fin structure, an inner gate formed in the recess of the fin structure, and an outer gate formed outside and around the fin structure.Type: GrantFiled: August 14, 2021Date of Patent: January 9, 2024Assignee: International Business Machines CorporationInventors: Marc Adam Bergendahl, Gauri Karve, Fee Li Lie, Eric R. Miller, Robert Russell Robison, John Ryan Sporre, Sean Teehan
-
Patent number: 11869564Abstract: The present disclosure relates to an integrated chip structure. The integrated chip structure includes a first source/drain region and a second source/drain region disposed within a substrate. A select gate is disposed over the substrate between the first source/drain region and the second source/drain region. A ferroelectric random-access memory (FeRAM) device is disposed over the substrate between the select gate and the first source/drain region. A first sidewall spacer, including one or more dielectric materials, is arranged laterally between the select gate and the FeRAM device. An inter-level dielectric (ILD) structure laterally surrounds the FeRAM device and the select gate and vertically overlies a top surface of the first sidewall spacer.Type: GrantFiled: July 18, 2022Date of Patent: January 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Yu Chen, Kuo-Chi Tu, Wen-Ting Chu, Yong-Shiuan Tsair
-
Patent number: 11869937Abstract: A semiconductor device including a fin structure including a recess, a first gate formed in the recess of the fin structure, and a second gate formed outside the fin structure.Type: GrantFiled: January 19, 2022Date of Patent: January 9, 2024Assignee: International Business Machines CorporationInventors: Marc Adam Bergendahl, Gauri Karve, Fee Li Lie, Eric R. Miller, Robert Russell Robison, John Ryan Sporre, Sean Teehan
-
Patent number: 11871676Abstract: A hermetic package of the present invention includes a package base and a glass cover hermetically sealed with each other via a sealing material layer, wherein the package base includes a base part and a frame part formed on the base part, wherein the package base has an internal device housed within the frame part, wherein the sealing material layer is arranged between a top of the frame part of the package base and the glass cover, and wherein an end portion of the sealing material layer protrudes laterally in an arc shape in sectional view.Type: GrantFiled: February 5, 2018Date of Patent: January 9, 2024Assignee: NIPPON ELECTRIC GLASS CO., LTD.Inventors: Toru Shiragami, Hiroki Fujita
-
Patent number: 11870003Abstract: A patterned epitaxial structure laser lift-off device, including a substrate, reshaping structures, a transmittance adjustment structure, a patterned epitaxial structure, gas transmission systems, an ultraviolet source, a lift-off chamber and a light entry window. The gas transmission systems are at two sides of the lift-off chamber; the light entry window is on the lift-off chamber; the ultraviolet source is above the outside of the light entry window; the patterned epitaxial structure is inside the lift-off chamber; the substrate is on the patterned epitaxial structure. The patterned epitaxial structure includes an epitaxial structure, a sapphire substrate, patterned structures, oblique interfaces and planar interfaces, several patterned structures being uniformly designed on the epitaxial structure, each of the patterned structures being a V-shaped groove structure formed by two oblique interfaces, two adjacent patterned structures being connected by means of a planar interface.Type: GrantFiled: September 21, 2018Date of Patent: January 9, 2024Inventors: Xiaofeng He, Chengming Li, Xiuping He, Jianfeng Chen
-
Patent number: 11862515Abstract: The present disclosure, in some embodiments, relates to a method of forming an integrated chip structure. The method may be performed by forming a plurality of interconnect layers within a first interconnect structure disposed over an upper surface of a first semiconductor substrate. An edge trimming process is performed to remove parts of the first interconnect structure and the first semiconductor substrate along a perimeter of the first semiconductor substrate. The edge trimming process results in the first semiconductor substrate having a recessed surface coupled to the upper surface by way of an interior sidewall disposed directly over the first semiconductor substrate. A dielectric capping structure is formed onto a sidewall of the first interconnect structure after performing the edge trimming process.Type: GrantFiled: August 4, 2022Date of Patent: January 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hui Huang, Cheng-Hsien Chou, Cheng-Yuan Tsai, Kuo-Ming Wu, Sheng-Chan Li
-
Patent number: 11862609Abstract: A semiconductor die includes a first semiconductor substrate; a first interconnect structure disposed on a front side of the first semiconductor substrate; a first through-substrate via (TSV) structure extending through the first semiconductor substrate; and a first fuse structure disposed between and electrically connecting the TSV structure and the first interconnect structure.Type: GrantFiled: September 10, 2021Date of Patent: January 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Jen-Yuan Chang, Chia-Ping Lai
-
Patent number: 11862557Abstract: Multi-die structures and methods of fabrication are described. In an embodiment, a multi-die structure includes a first die, a second die, and die-to-die routing connecting the first die to the second die. The die-to-die interconnection may be monolithically integrated as a chip-level die-to-die routing, or external package-level die-to-die routing.Type: GrantFiled: September 23, 2021Date of Patent: January 2, 2024Assignee: Apple Inc.Inventors: Sanjay Dabral, Jun Zhai, Jung-Cheng Yeh, Kunzhong Hu, Raymundo Camenforte, Thomas Hoffmann
-
Patent number: 11862660Abstract: An image sensor having pixels that include two patterned semiconductor layers. The top patterned semiconductor layer contains the photoelectric elements of pixels having substantially 100% fill-factor. The bottom patterned semiconductor layer contains transistors for detecting, resetting, amplifying and transmitting signals charges received from the photoelectric elements. The top and bottom patterned semiconductor layers may be separated from each other by an interlayer insulating layer that may include metal interconnections for conducting signals between devices formed in the patterned semiconductor layers and from external devices.Type: GrantFiled: June 7, 2021Date of Patent: January 2, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jung-Chak Ahn
-
Patent number: 11855130Abstract: A three-dimensional device structure includes a die including a semiconductor substrate, an interconnect structure disposed on the semiconductor substrate, a through silicon via (TSV) structure that extends through the semiconductor substrate and electrically contacts a metal feature of the interconnect structure, and an integrated passive device (IPD) embedded in the semiconductor substrate and electrically connected to the TSV structure.Type: GrantFiled: August 26, 2021Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Jen-Yuan Chang, Chien-Chang Lee, Chia-Ping Lai, Tzu-Chung Tsai
-
Patent number: 11856774Abstract: A semiconductor memory device includes a substrate, a plurality of first conductive layers, a second conductive layer disposed at a position farther from or a position closer to the substrate than the plurality of first conductive layers, a first semiconductor column, a first electric charge accumulating film, a first wiring disposed at a position farther from or a position closer to the substrate than the plurality of first conductive layers and the second conductive layer, a first contact that is disposed between one end of the second conductive layer and the first semiconductor column and is electrically connected to the second conductive layer and the first wiring, and a second contact that is disposed between another end of the second conductive layer and the first semiconductor column and is electrically connected to the second conductive layer and the first wiring.Type: GrantFiled: February 22, 2021Date of Patent: December 26, 2023Assignee: Kioxia CorporationInventor: Toshifumi Hashimoto
-
Patent number: 11854965Abstract: Some embodiments relate to a method for forming a semiconductor structure, the method includes forming a first dielectric layer over a substrate. A first conductive wire is formed over the first dielectric layer. A spacer structure is formed over the first conductive wire. The spacer structure is disposed along sidewalls of the first conductive wire. A second dielectric layer is deposited over and around the first conductive wire. The spacer structure is spaced between the first conductive wire and the second dielectric layer. A removal process is performed on the spacer structure and the second dielectric layer. An upper surface of the spacer structure is disposed above an upper surface of the first conductive wire.Type: GrantFiled: June 7, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Teng Dai, Chung-Ju Lee, Chih Wei Lu, Hsin-Chieh Yao, Hsi-Wen Tien, Wei-Hao Liao
-
Patent number: 11856766Abstract: A memory cell comprises channel material, charge-passage material, programmable material, a charge-blocking region, and a control gate. The programmable material comprises at least two regions comprising SiNx having a region comprising SiOy therebetween, where “x” is 0.5 to 3.0 and “y” is 1.0 to 3.0. Methods are disclosed.Type: GrantFiled: August 2, 2021Date of Patent: December 26, 2023Assignee: Micron Technology, Inc.Inventors: Venkatakrishnan Sriraman, Dae Hong Eom, Ramanathan Gandhi, Donghua Li, Ashok Kumar Muthukumaran