Patents Examined by Marc Duncan
-
Patent number: 12086020Abstract: Techniques are disclosed relating to maintaining a high availability (HA) database. In some embodiments, a computer system receives, from a plurality of host computers, a plurality of requests to access data stored in a database implemented using a plurality of clusters. In some embodiments, the computer system responds to the plurality of requests by accessing data stored in an active cluster. The computer system may then determine, based on the responding, health information for ones of the plurality of clusters, wherein the health information is generated based on real-time traffic for the database. In some embodiments, the computer system determines, based on the health information, whether to switch from accessing the active cluster to accessing a backup cluster. In some embodiments, the computer system stores, in respective clusters of the database, a changeover decision generated based on the determining.Type: GrantFiled: May 30, 2023Date of Patent: September 10, 2024Assignee: PayPal, Inc.Inventors: Zhe Huang, Jia Mei, Xin Li, Ying Yue, Chaoyi Chen
-
Patent number: 12073916Abstract: A system includes: a processor; a register configured to store a plurality of words, non-volatile memory having a plurality of cells, each cell corresponding to one of the words of the register, and wherein the each cell of the plurality of cells are set to an initial reset value; a first controller that in response to a loss in power: determines the word stored by the register; and changes the initial reset value of the cell of the non-volatile memory corresponding to the determined word stored by the register to a set value; a second controller that in response to detecting a restoration in power: identifies the cell having the set value; writes the word corresponding to the identified cell to the register; and resets the cells of the non-volatile memory to the initial reset value.Type: GrantFiled: April 24, 2023Date of Patent: August 27, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Yu-Der Chih
-
Patent number: 12066957Abstract: Memory controllers, devices, modules, systems and associated methods are disclosed. In one embodiment, an integrated circuit (IC) memory component is disclosed that includes a memory core, a primary interface, and a secondary interface. The primary interface includes data input/output (I/O) circuitry and control/address (C/A) input circuitry, and accesses the memory core during a normal mode of operation. The secondary interface accesses the memory core during a fault mode of operation.Type: GrantFiled: April 3, 2023Date of Patent: August 20, 2024Assignee: Rambus Inc.Inventors: Frederick A. Ware, Kenneth L. Wright
-
Patent number: 12067239Abstract: Systems, apparatuses, and methods related to data stripe protection are described. An error management component can process multiple read/write/recovery requests concurrently. When read/write requests are to be processed on respective strips of a stripe, the error management component can process (e.g., concurrently) the read/write requests to determine a quantity of errors within each one of the strips and the determined quantity can be used to further determine whether to access other memory portions to correct the determined quantity.Type: GrantFiled: September 29, 2022Date of Patent: August 20, 2024Assignee: Micron Technology, Inc.Inventors: Marco Sforzin, Paolo Amato, Daniele Balluchi
-
Patent number: 12056033Abstract: An aspect of the present disclosure acquires topology information representing a connection configuration between a plurality of apparatuses constituting a communication network and event information representing occurrence statuses of an event by the plurality of apparatuses, estimates, based on the topology information and the event information, a first apparatus corresponding to a failure factor location from among the plurality of apparatuses, estimates, based on an occurrence status of the event by a second apparatus whose connection relationship with the first apparatus estimated is defined by the topology information, whether an occurrence of the event by the second apparatus is caused by the failure factor location or by another anomaly, and estimates, based on a relationship between an occurrence status of the event by the first apparatus and an occurrence status of the event by a third apparatus whose connection relationship with the first apparatus is not defined by the topology information, whetheType: GrantFiled: September 25, 2019Date of Patent: August 6, 2024Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Shunsuke Kanai, Satoshi Suzuki, Haruhisa Nozue, Taisuke Yakawa, Naomi Murata, Fumika Asai
-
Patent number: 12045121Abstract: A security integrated circuit (IC) includes a memory including a first register and a second register, a token generation circuit configured to generate first data based on first bits of interest extracted before performance of an operation by using the first register, generate a first token by converting the first data, generate second data based on second bits of interest extracted after the performance of the operation by using the second register, and generate a second token by converting the second data, and an error detection circuit configured to detect an error on the first and second bits of interest by comparing the first token with the second token.Type: GrantFiled: November 10, 2022Date of Patent: July 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jeehyoung Lee
-
Patent number: 12045122Abstract: A method for determining a two wire open fault on a two wire communications bus including determining a threshold in response to a first data from a first electronic control unit and a second data received from a second electronic control unit via the two wire communications bus, wherein the first data includes a first plurality of dominant bits and a first plurality of recessive bits and the second data includes a second plurality of dominant bits and a second plurality of recessive bits, determining a current network health indicator in response to a third data from the first electronic control unit having a third plurality of dominant bits and a third plurality of recessive bits, and generating a double wire open fault error report in response to the current network health indicator exceeding the threshold.Type: GrantFiled: December 8, 2022Date of Patent: July 23, 2024Assignee: GM GLOBAL TECHNOLOGY OPERATIONS LLCInventors: Alaeddin Bani Milhim, Hamed Kazemi, Natalie A. Wienckowski, Hadyan Sani Ramadhan
-
Patent number: 12045123Abstract: The present embodiments relate to data center outage detection and alert generation. An outage detection service as described herein can process near real-time data from various sources in a datacenter and process the data using a model to determine one or more projected sources of a detected outage. The model as described herein can include one or more machine learning models incorporating a series of rules to process near-real time data and offline data and determine one or more projected sources of an outage. An alert message can be generated to provide the projected sources of the outage and other data relevant to the outage.Type: GrantFiled: April 11, 2023Date of Patent: July 23, 2024Assignee: Oracle International CorporationInventors: Amarpal Singh Monga, Bin Chen, Alex Edward Hamilton
-
Patent number: 12045120Abstract: A method, system and device for analyzing an error rate of an MLC chip. The method includes selecting data blocks from the MLC chip, and performing erasing-writing operations to the data blocks; after the erasing-writing operations are completed, reading each of groups of the dual-bits corresponding to each of the first pages and the second pages of the data blocks, and determining the bit state of the each of groups of the dual-bits; counting up the first total quantity of all of the dual-bits corresponding to the target page in the target bit state representing that the data writing is erroneous, to obtain a first error rate of the target page in the target bit state; and counting up a second total quantity of all of the dual-bits corresponding to the data blocks in the target bit state.Type: GrantFiled: December 30, 2021Date of Patent: July 23, 2024Assignee: INSPUR SUZHOU INTELLIGENT TECHNOLOGY CO., LTD.Inventors: Min Wang, Chuang Zhang, Zhixin Ren
-
Patent number: 12039291Abstract: An abnormality detection circuit and method of detecting an abnormality in a CPU is disclosed that may include counting a count value from an initial value to a timeout value; storing a seed value readable from the CPU; generating a key value for verification by performing a specified arithmetic processing on the seed value; waiting for a key value to be written by the CPU; comparing the key value written by the CPU with the key value for verification; and when the count value is equal to the timeout value without the counter being reset, in response to the key value and the key value for verification matching, resetting the counter and storing the seed value to be determined at the time of resetting the counter in the seed value storage section.Type: GrantFiled: July 8, 2022Date of Patent: July 16, 2024Assignee: SANKEN ELECTRIC CO., LTD.Inventor: Naohiko Shimoyama
-
Patent number: 12038816Abstract: Methods, systems, apparatuses, and computer program products are described. A system, such as a multi-tenant database system, may store tenant-specific observability data for multiple tenants of the system. The system may detect an inefficiency related to a performance metric for a tenant of the multiple tenants based on a subset of the data associated with the tenant and corresponding to a threshold time window. In some examples, the system may analyze the subset of the data for the threshold time window to determine an insight indicating a cause of the inefficiency. The system may determine a suggested action for the tenant based on the insight indicating the cause of the inefficiency, and the system may send, for display at a user interface of a user device, an indication of the insight and the suggested action, the user device operated by a user associated with the tenant.Type: GrantFiled: September 23, 2022Date of Patent: July 16, 2024Assignee: Salesforce, Inc.Inventors: Paymon Teyer, Alok K. Patel, Arjun Kumar Bachuwar, Suraj Varma, Jackson Zee Herrick, Karishma Kishore Lalwani
-
Patent number: 12038821Abstract: Systems and methods described herein involve a storage system and one or more devices associated with the storage system, the one or more devices external to the storage system, which can include managing a configuration rule difference mapping information that maps configuration detection filter information and required rule manipulation responsive to the configuration detection filter information, the required rule manipulation indicative of a modification to alert properties of the storage system; for detection of a configuration change to the one or more devices based on the configuration detection filter information, identifying one or more rule manipulations from the required rule manipulation information from the configuration rule difference mapping information, and generating a rule manipulation draft to modify the alert properties of the storage system based on the required rule manipulation.Type: GrantFiled: September 28, 2022Date of Patent: July 16, 2024Assignee: HITACHI, LTD.Inventor: Hiroyuki Osaki
-
Patent number: 12032431Abstract: A system and method for determining a blast radius of a major incident occurring in a virtual desktop system is disclosed. The virtual desktop system has interconnected service components and provides access to virtual desktops by client devices. An event collection module collects events from the service components. An aggregation module merges the collected events in a time-ordered stream, provides context to the events in the time-ordered stream through relationships between the collected events, and generates a correlated event stream. An analysis module determines a stream of problem reports from the correlated event stream. The analysis module determines a spike in the stream of problem reports and determines the attributes of the problem reports in the spike to define the major incident. The analysis module determines a scope of the major incident and a corresponding attribute, to determine a blast radius associated with the major incident in the desktop system.Type: GrantFiled: June 29, 2022Date of Patent: July 9, 2024Assignee: WORKSPOT, INC.Inventors: Anushree Kunal Pole, Amitabh Bhuvangyan Sinha, Jimmy Chang, David T. Sulcer
-
Patent number: 12028223Abstract: A computer implemented method includes receiving telemetry data corresponding to capacity health of nodes in a cloud based computing system. The received telemetry data is processed via a prediction engine to provide predictions of capacity health at multiple dimensions of the cloud based computing system. Node recoverability information is received and node recovery execution is initiated as a function of the representations of capacity health and node recoverability information.Type: GrantFiled: June 6, 2022Date of Patent: July 2, 2024Assignee: Microsoft Technology Licensing, LLCInventors: Shandan Zhou, Sam Prakash Bheri, Karthikeyan Subramanian, Yancheng Chen, Gaurav Jagtiani, Abhay Sudhir Ketkar, Hemant Malik, Thomas Moscibroda, Shweta Balkrishna Patil, Luke Rafael Rodriguez, Dalianna Victoria Vaysman
-
Patent number: 12019509Abstract: A clock signal in a device may be switched to a fallback clock signal if a clock fault is detected. One or more subsystem clock signals provided to one or more subsystems of the device may be monitored. If a fault associated with a clock signal is detected, then a fallback clock signal may be provided to the subsystem in place of the subsystem clock signal.Type: GrantFiled: November 10, 2022Date of Patent: June 25, 2024Assignee: QUALCOMM IncorporatedInventor: Sunil Oak
-
Patent number: 12001275Abstract: A data processing method, an apparatus, a database system, an electronic device, and a storage medium are disclosed. The data processing method includes obtaining problem analysis result data generated according to abnormality indicators of a database system, wherein the problem analysis results include associated abnormality indicators that are related in abnormality indicators and abnormality propagation relationships between the associated abnormality indicators; generating a directed alert graph used for displaying causal relationships between causes of abnormality corresponding to the associated abnormality indicators and abnormal phenomena based on the associated abnormality indicators and the abnormality propagation relationships between the associated abnormality indicators; and displaying the directed alert graph for giving an alert. Using the embodiments of the present disclosure can give an alert more intuitively and efficiently.Type: GrantFiled: July 8, 2022Date of Patent: June 4, 2024Assignee: Alibaba Group Holding LimitedInventor: Zheng Yin
-
Patent number: 12001269Abstract: Techniques are described for tuning a Java Virtual Machine (JVM) in an automated manner. The automated tuning may be performed to improve a JVM's performance including to prevent it from failing. An auto-tuning system is described that can auto-detect one or more anomalous conditions for a JVM, and in response, take one or more corrective actions to auto-tune the JVM to avoid or reduce/mitigate any adverse impacts of the detected anomalous conditions. A corrective action taken for a JVM may include changing one or more parameters associated with the JVM.Type: GrantFiled: July 14, 2022Date of Patent: June 4, 2024Assignee: Oracle International CorporationInventor: Sujay Ranjan Sinha
-
Patent number: 11989078Abstract: A vehicle control device and a method thereof are provided. A master processor and a slave processor simultaneously receive, monitor or process signals of a vehicle, a power management module monitors the master processor via a first watchdog signal, and the master processor monitors the slave processor via a second watchdog signal. When the power management module sends the first watchdog signal to the master processor and no response message is received, the power management module sends a first reset signal to reset the master processor, and when the master processor sends the second watchdog signal to the slave processor and no response message is received, the master processor sends a second reset signal to reset the slave processor. When the master processor and the slave processor are abnormal, a forced wake-up module outputs a high level signal to forcibly wake up the master processor and the slave processor.Type: GrantFiled: June 7, 2022Date of Patent: May 21, 2024Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yu-Long Wang, Nan-Hsiung Tseng, Yi-Lun Cheng
-
Patent number: 11983433Abstract: Methods, systems, and devices for techniques for detecting a state of a bus are described. A memory device may receive an access command transmitted to the memory device via a bus. The memory device may transmit data requested by the access command over data lines and a control signal that indicates the bus is in an active state over a control line. The control signal may be transmitted during a first unit interval of a read operation. The control signal may be configured to have a first voltage when the bus is in an idle state and a second voltage when the bus is in the active state. The control line may be configured to have or trend toward the first voltage when the bus is in the idle state.Type: GrantFiled: October 19, 2021Date of Patent: May 14, 2024Assignee: Micron Technology, Inc.Inventor: Scott E. Schaefer
-
Patent number: 11966276Abstract: Methodologies for testing resiliency of server computer environments with greater security are disclosed. Access is provided to a subset of server computer resources to a client user within a distributed server computer platform to form the server computer environment. An ephemeral fault injector program is instantiated to implement a resiliency experiment within server computer environment. The ephemeral fault injector program is configured to self-terminate within the server computer environment upon completion of the resiliency experiment.Type: GrantFiled: May 23, 2022Date of Patent: April 23, 2024Assignee: Microsoft Technology Licensing, LLCInventor: Sushant Sood