Patents Examined by Maria Ligai
-
Patent number: 8207589Abstract: A photoelectric conversion device includes: a first substrate of which end portions are cut off so as to slope or with a groove shape; a photodiode and an amplifier circuit over the first substrate; a first electrode electrically connected to the photodiode and provided over one end portion of the first substrate; a second electrode electrically connected to the amplifier circuit and provided over an another end portion of the first substrate; and a second substrate having third and fourth electrodes thereon. The first and second electrodes are attached to the third and fourth electrodes, respectively, with a conductive material provided not only at the surfaces of the first, second, third, and fourth electrodes facing each other but also at the side surfaces of the first and second electrodes to increase the adhesiveness between a photoelectric conversion device and a member on which the photoelectric conversion device is mounted.Type: GrantFiled: February 12, 2008Date of Patent: June 26, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Naoto Kusumoto, Kazuo Nishi, Yuusuke Sugawara
-
Patent number: 8206997Abstract: A probe having a sufficient height is manufactured by selectively depositing, over the main surface of a wafer, a copper film in a region in which a metal film is to be formed and a region which will be outside an adhesion ring when a probe card is fabricated; forming the metal film, polyimide film, interconnect, another polyimide film, another interconnect and a further polyimide film; and then removing the wafer and copper film. According to the present invention, when probe testing is performed using a prober (thin film probe) having the probe formed in the above-described manner while utilizing the manufacturing technology of semiconductor integrated circuit devices, it is possible to prevent breakage of the prober and a wafer to be tested.Type: GrantFiled: July 15, 2010Date of Patent: June 26, 2012Assignee: Renesas Electronics CorporationInventors: Akio Hasebe, Yasuhiro Motoyama, Yasunori Narizuka, Seigo Nakamura, Kenji Kawakami
-
Patent number: 8193601Abstract: A method of forming a sensor array. The method includes depositing a source/drain contact layer; depositing a semiconductor layer on the source/drain contact layer; and patterning the source/drain contact layer and the semiconductor layer substantially simultaneously, wherein the patterned semiconductor layer forms part of a sensor of the sensor array.Type: GrantFiled: January 22, 2010Date of Patent: June 5, 2012Assignee: Palo Alto Research Center IncorporatedInventors: Sanjiv Sambandan, William S. Wong, Rene A. Lujan, Scott J. Limb
-
Patent number: 8193006Abstract: A method for repairing a chip with a stacked structure of chips is provided. First, a first chip is provided, which includes a first circuit block with a first function, a second circuit block with a second function, and a signal path electrically connected to the first and the second circuit blocks. A second chip is provided, which includes a third circuit block with the first function. The functions of the first and the second chips are verified. The first circuit block is disabled if the first circuit block is defective. The third circuit block is electrically connected to the signal path to replace the first circuit block and provide the first function if the second circuit block is functional and the third circuit block is functional.Type: GrantFiled: August 6, 2009Date of Patent: June 5, 2012Assignee: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Patent number: 8188499Abstract: The present invention relates to a polarized light emitting diode (LED) device and the method for manufacturing the same, in which the LED device comprises: a base, a light emitting diode (LED) chip, a polarizing waveguide and a packaging material. In an exemplary embodiment, the LED chip is disposed on the base and is configured with a first light-emitting surface for outputting light therefrom; and the waveguide, being comprised of a polarization layer, a reflection layer, a conversion layer and a light transmitting layer, is disposed at the optical path of the light emitted from the LED chip; and the packaging material is used for packaging the waveguide, the LED chip and the base into a package.Type: GrantFiled: November 30, 2009Date of Patent: May 29, 2012Assignee: Industrial Technology Research InstituteInventors: Cheng-Huan Chen, Han-Ping Yang, Hung-Yi Lin, Cheng-Hsuan Lin
-
Patent number: 8168537Abstract: A semiconductor component has a substrate and a projecting electrode on the substrate. The projecting electrode is configured suitably for electrically and mechanically connecting the semiconductor component to an external substrate. Furthermore, the projecting electrode is formed by a one-dimensional or two-dimensional array of projecting sub-electrodes, which are separated from each other by an electrically insulating fluid beginning from a substrate surface. The semiconductor component has an improved projecting-electrode. It provides the projecting electrode with a sub-structure, which achieves sufficient flexibility without introducing much constructive complexity and processing complexity during fabrication.Type: GrantFiled: August 13, 2007Date of Patent: May 1, 2012Assignee: NXP B.V.Inventors: Joerg Jasper, Ute Jasper
-
Patent number: 8158991Abstract: Light-emitting elements in which an increase of driving voltage can be suppressed are provided. Light-emitting devices whose power consumption is reduced by including such light-emitting elements are also provided. In a light-emitting element having an EL layer between an anode and a cathode, a first layer in which carriers can be produced is formed between the cathode and the EL layer and in contact with the cathode, a second layer which transfers electrons produced in the first layer is formed in contact with the first layer, and a third layer which injects the electrons received from the second layer into the EL layer is formed in contact with the second layer.Type: GrantFiled: November 30, 2009Date of Patent: April 17, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromi Nowatari, Satoshi Seo, Nobuharu Ohsawa, Tetsuo Tsutsui
-
Patent number: 8153527Abstract: A method for fabricating a semiconductor device is provided. The method comprising forming a first layer over a substrate and a second layer over the first layer. A patterned masking layer is subsequently provided over the second layer and a patterned second layer with outwardly tapered sidewalls is formed by isotropically etching exposed portions of the second layer. A patterned first layer is the formed by etching the first layer in accordance with the patterned second layer.Type: GrantFiled: October 13, 2008Date of Patent: April 10, 2012Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Soon Yoong Loh, Carol Goh, Kin Wai Tang, Kim Foong Kong
-
Patent number: 8143173Abstract: A method for manufacturing a semiconductor device includes: (a) forming a stress relaxation layer on a first surface having an electrode of a semiconductor substrate; (b) forming a wiring line so as to cover the electrode and the stress relaxation layer after step (a); (c) forming a solder resist layer on the wiring line after step (b); and (d) forming a protective layer on a second surface opposite to the first surface of the semiconductor substrate after step (c).Type: GrantFiled: November 20, 2007Date of Patent: March 27, 2012Assignee: Seiko Epson CorporationInventor: Yasunori Kurosawa
-
Patent number: 8143674Abstract: A semiconductor device having a resistor and a method of fabricating the same are provided. The semiconductor device includes a semiconductor substrate having a first circuit region and a second circuit region. A lower interlayer insulating layer is provided over the semiconductor substrate. A first hole passing through the lower interlayer insulating layer in the first circuit region and a second hole passing through the lower interlayer insulating layer in the second circuit region are provided. A first semiconductor pattern and a second semiconductor pattern are sequentially stacked in the first hole. A first resistor having the same crystalline structure as the second semiconductor pattern is provided in the second hole.Type: GrantFiled: December 20, 2010Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Won Ha, Sang-Yoon Kim
-
Patent number: 8138093Abstract: A lithographic material stack including a photo-resist and an organic planarizing layer is combined with an etch process that generates etch residues over a wide region from sidewalls of etched regions. By selecting the etch chemistry that produces deposition of etch residues from the organic planarizing layer over a wide region, the etch residue generated at the sidewalls of the wide trench is deposited over the entire bottom surface of the wide trench. An etch residue portion remains at the bottom surface of the wide trench when the organic planarizing layer is etched through in the first trench region. The etch residue portion is employed in the next step of the etch process to retard the etch rate in the wide trench, thereby producing the same depth for all trenches in the material layer into which the pattern of the lithographic material stack is transferred.Type: GrantFiled: August 12, 2009Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Hakeem B. S. Akinmade-Yusuff, Samuel S. Choi
-
Patent number: 8110882Abstract: A semiconductor device includes a semiconductor substrate on one side of which an integrated circuit and a plurality of connection pads connected to the integrated circuit are provided. An insulating film is provided on the plurality of connection pads except for parts of the connection pads and on the one side of the semiconductor substrate. A plurality of wiring lines are provided to be electrically connected to the integrated circuit via the connection pads, each of the wiring lines having a connection pad portion. A plurality of columnar electrodes are respectively provided on one side of the connection pad portions of the wiring lines. A sealing film is provide on the peripheries of the columnar electrodes to cover the integrated circuit and which is provided. At least one of the insulating film and the sealing film is formed of a resin in which magnetic powder is mixed.Type: GrantFiled: February 12, 2008Date of Patent: February 7, 2012Assignee: Casio Computer Co., Ltd.Inventor: Yutaka Aoki
-
Patent number: 8097485Abstract: A method of manufacturing a solid state image pickup device including photoelectric conversion elements which are two-dimensionally arranged in a semiconductor substrate, and a color filter having a plurality of color filter patterns differing in color from each other and disposed on a surface of the semiconductor substrate according to the photoelectric conversion elements. The method including the steps of successively subjecting a plurality of filter layers differing in color from each other to a patterning process to form the plurality of color filter patterns. At least one color filter pattern to be formed at first among the plurality of color filter patterns is formed by means of dry etching, and the rest of the plurality of the color filter pattern is formed by means of photolithography.Type: GrantFiled: August 8, 2007Date of Patent: January 17, 2012Assignee: Toppan Printing Co., Ltd.Inventors: Keisuke Ogata, Kenzo Fukuyoshi, Tadashi Ishimatsu, Mitsuhiro Nakao, Satoshi Kitamura
-
Patent number: 8093136Abstract: A single crystal semiconductor substrate and a base substrate are prepared; a first insulating film is formed over the single crystal semiconductor substrate; a separation layer is formed by introducing ions at a predetermined depth through a surface of the single crystal semiconductor substrate; plasma treatment is performed on the base substrate so as to planarize a surface of the base substrate; a second insulating film is formed over the planarized base substrate; a surface of the first insulating film is bonded to a surface of the second insulating film by making the surface of the single crystal semiconductor substrate and the surface of the base substrate face each other; and a single crystal semiconductor film is provided over the base substrate with the second insulating film and the first insulating film interposed therebetween by performing separation at the separation layer.Type: GrantFiled: December 22, 2008Date of Patent: January 10, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yuta Endo, Shunpei Yamazaki
-
Patent number: 8076724Abstract: A semiconductor device is formed having lower gate-to-drain capacitance. The semiconductor device having an active region (1300) and a dielectric platform region (1310). A trench (80) is formed adjacent to a drain (20) of the semiconductor device to a first depth. The etch process for forming trench (80) etches the dielectric platform region (1310) to a first depth. A second trench (210) is etched in trench (80) to further isolate areas in the active region (1300). The etch process for forming the second trench (210) etches the dielectric platform region (1310) to form a support structure for the dielectric platform in the substrate. The dielectric platform, the trench (80), and the second trench (210) is capped and sealed. The dielectric platform is made approximately planar to the major surface of the substrate by forming the support structure from the first depth to the second depth.Type: GrantFiled: October 9, 2008Date of Patent: December 13, 2011Assignee: HVVi Semiconductors, Inc.Inventor: Robert Bruce Davies
-
Patent number: 8067819Abstract: The present invention discloses a semiconductor wafer having a scribe line dividing the semiconductor wafer into a matrix of plural semiconductor chips. The semiconductor wafer includes a polysilicon layer, a poly-metal interlayer insulation film formed on the polysilicon layer, and a first metal wiring layer formed on the poly-metal interlayer insulation film. The semiconductor wafer includes a process-monitor electrode pad formed on a dicing area of the scribe line. The process-monitor electrode pad has a width greater than the width of the dicing area. The process-monitor electrode pad includes a contact hole formed in the poly-metal insulation film for connecting the first metal wiring layer to the polysilicon layer.Type: GrantFiled: November 22, 2006Date of Patent: November 29, 2011Assignee: Ricoh Company, Ltd.Inventors: Masaaki Yoshida, Satoshi Kouno
-
Patent number: 8063438Abstract: In a vertical-type memory device and a method of manufacturing the vertical-type memory device, the vertical memory device includes an insulation layer pattern of a linear shape provided on a substrate, pillar-shaped single-crystalline semiconductor patterns provided on both sidewalls of the insulation layer pattern and transistors provided on a sidewall of each of the single-crystalline semiconductor patterns. The transistors are arranged in a vertical direction of the single-crystalline semiconductor pattern, and thus the memory device may be highly integrated.Type: GrantFiled: February 27, 2009Date of Patent: November 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Jong-Wook Lee, Jong-Hyuk Kang
-
Patent number: 8062911Abstract: A probe having a sufficient height is manufactured by selectively depositing, over the main surface of a wafer, a copper film in a region in which a metal film is to be formed and a region which will be outside an adhesion ring when a probe card is fabricated; forming the metal film, polyimide film, interconnect, another polyimide film, another interconnect and a further polyimide film; and then removing the wafer and copper film. According to the present invention, when probe testing is performed using a prober (thin film probe) having the probe formed in the above-described manner while utilizing the manufacturing technology of semiconductor integrated circuit devices, it is possible to prevent breakage of the prober and a wafer to be tested.Type: GrantFiled: December 17, 2007Date of Patent: November 22, 2011Assignee: Renesas Electronics CorporationInventors: Akio Hasebe, Yasuhiro Motoyama, Yasunori Narizuka, Seigo Nakamura, Kenji Kawakami
-
Patent number: 8053787Abstract: A lamp seat includes a metal substrate having opposite first and second surfaces, first and second conductive patterns formed on the first surface, and third and fourth conductive patterns formed on the second surface and connected respectively and integrally to the first and second conductive patterns. A heat-conductive first insulating layer is disposed between the metal substrate and each of the first, second, third and fourth conductive patterns. A heat-conductive second insulating layer is formed over the first insulating layer such that corresponding parts of the first and second conductive patterns are exposed outwardly of the second insulating layer for electrical connection with positive and negative electrodes of a light emitting diode, respectively.Type: GrantFiled: November 21, 2007Date of Patent: November 8, 2011Inventor: Wen-Chin Shiau
-
Patent number: 8049233Abstract: A light-emitting device of the present invention includes: a semiconductor layer 1 including a light-emitting layer 12; a recess/projection portion 14 including recesses and projections formed in a pitch larger than a wavelength of light emitted from the light-emitting layer 12, the recess/projection portion 14 being formed in a whole area or a partial area of the surface of the semiconductor layer which light is emitted from; and a reflective layer formed on an opposite surface of the semiconductor layer to the surface from which light is emitted, the reflective layer having a reflectance of 90% or more. According to the light-emitting device having such arrangement, the light can be emitted efficiently by synergetic effect of the reflective layer and the recess/projection portion.Type: GrantFiled: March 9, 2007Date of Patent: November 1, 2011Assignee: Panasonic Electric Works Co., Ltd.Inventors: Hiroshi Fukshima, Masaharu Yasuda, Kazuyuki Yamae