Patents Examined by Mohammad A Rahman
-
Patent number: 11342241Abstract: A power module, including: a first conductor, disposed at a first reference plane; a second conductor, disposed at a second reference plane, wherein projections of the first and second conductors on the first reference plane have a first overlap area; a third conductor, disposed at a third reference plane; a plurality of first switches, first ends of which are coupled to the first conductor; and a plurality of second switches, first ends of which are coupled to second ends of the first switches through the third conductor, and second ends of the second switches are coupled to the second conductor, wherein projections of minimum envelope areas of the first and second switches on the first reference plane have a second overlap area, and the first and second overlap areas have an overlap region. Heat sources of the power module are evenly distributed and its parasitic inductance is low.Type: GrantFiled: August 7, 2019Date of Patent: May 24, 2022Assignee: Delta Electronics (Shanghai) CO., LTDInventors: Wei Cheng, Shouyu Hong, Dongfang Lian, Tao Wang, Zhenqing Zhao
-
Patent number: 11329135Abstract: According to one embodiment, a semiconductor device includes first, second and third electrodes, first and second semiconductor layers, first and second insulating members, and a first member. The third electrode includes a first electrode portion. The first electrode portion is between the first and second electrodes. The first semiconductor layer includes first, second, third, fourth, and fifth partial regions. The fourth partial region is between the first and third partial regions. The fifth partial region is between the third and second partial regions. The first insulating member includes first and second insulating regions. The second insulating member includes first and second insulating portions. The first insulating portion is between the fourth partial region and the first insulating region. The second insulating portion is between the fifth partial region and the second insulating region. The second semiconductor layer includes first, second, and third semiconductor portions.Type: GrantFiled: September 8, 2020Date of Patent: May 10, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yosuke Kajiwara, Masahiko Kuraguchi, Akira Mukai
-
Patent number: 11329165Abstract: A semiconductor device structure is provided, which includes a first fin structure over a semiconductor substrate. The first fin structure has multiple first semiconductor nanostructures suspended over the semiconductor substrate. The semiconductor device structure includes a second fin structure over the semiconductor substrate, and the second fin structure has multiple second semiconductor nanostructures suspended over the semiconductor substrate. The semiconductor device structure includes a dielectric fin between the first fin structure and the second fin structure. In addition, the semiconductor device structure includes a metal gate stack wrapping around the first fin structure, the second fin structure, and the dielectric fin. The semiconductor device structure includes a dielectric protection structure over the metal gate stack.Type: GrantFiled: February 26, 2020Date of Patent: May 10, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Cheng Chiang, Huan-Chieh Su, Kuan-Ting Pan, Shi-Ning Ju, Chih-Hao Wang
-
Patent number: 11329190Abstract: There is provided a light emitting device including: a substrate; and a laminated structure provided on the substrate and having a plurality of columnar portion groups, in which the columnar portion group includes at least one first columnar portion, and a plurality of second columnar portions, the first columnar portion has a light emitting layer into which a current is injected to generate light, no current is injected into the second columnar portion, an optical confinement mode is formed in the plurality of columnar portion groups, the first columnar portion is disposed at a position that overlaps a peak of electric field intensity, and the second columnar portion is disposed at a position that does not overlap the peak of electric field intensity.Type: GrantFiled: March 25, 2020Date of Patent: May 10, 2022Inventors: Shunsuke Ishizawa, Katsumi Kishino
-
Patent number: 11322625Abstract: Apparatus and other embodiments associated with high speed and high breakdown voltage MOS rectifier are disclosed. A Junction All Around structure, where a deep trench structure surrounds and encloses a P-N junction or a MOS structure, is created and applied in various rectifiers. In one embodiment, an enclosed deep trench in ring shape surrounds a vertical MOS structure plus a shallow trench gate in the center to create a device with very high breakdown voltage and very low leakage current. This structure is extended to multiple deep trenches and shallow trenches alternating each other.Type: GrantFiled: July 26, 2020Date of Patent: May 3, 2022Assignee: Champion Microelectronic Corp.Inventors: Haiping Dun, Hung-Chen Lin
-
Patent number: 11322402Abstract: A semiconductor device includes a base structure including a lower level via and a lower level dielectric layer, a conductive pillar including an upper level line and an upper level via disposed on the lower level via, and a protective structure disposed between the lower level via and the upper level line. The protective structure includes a material having an etch rate less than or equal to that of the lower level via.Type: GrantFiled: August 14, 2019Date of Patent: May 3, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ruilong Xie, Chih-Chao Yang, Carl Radens, Juntao Li, Kangguo Cheng
-
Patent number: 11315785Abstract: A method includes providing a semiconductor substrate; epitaxially growing a blocking layer from a top surface of the semiconductor substrate, wherein the blocking layer has a lattice constant different from the semiconductor substrate; epitaxially growing a semiconductor layer above the blocking layer; patterning the semiconductor layer to form a semiconductor fin, wherein the blocking layer is under the semiconductor fin; forming a source/drain (S/D) feature in contact with the semiconductor fin; and forming a gate structure engaging the semiconductor fin.Type: GrantFiled: September 17, 2019Date of Patent: April 26, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsin-Che Chiang, Wei-Chih Kao, Chun-Sheng Liang, Kuo-Hua Pan
-
Patent number: 11316048Abstract: Provided are a tin oxide layer, a thin film transistor (TFT) having the same as a channel layer, and a method for manufacturing the TFT. The TFT comprises a gate electrode, a tin oxide channel layer disposed on the gate electrode and being a polycrystalline thin film with preferred orientation in a [001] direction, a gate insulating film disposed between the gate electrode and the channel layer, and source and drain electrodes electrically connected to both ends of the channel layer, respectively.Type: GrantFiled: December 9, 2019Date of Patent: April 26, 2022Assignee: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITYInventors: Myung Mo Sung, Hongbum Kim, Hongro Yun
-
Patent number: 11309306Abstract: An integrated circuit includes an active zone having a center portion adjoining a first side portion and a second side portion. A first transistor having a gate formed over one of the first channel regions in the center portion has a first threshold-voltage. A second transistor having a gate formed over one of the second channel regions in the center portion has a second threshold-voltage. A third transistor having a gate formed over one of the third channel regions in the first side portion has a third threshold-voltage. A fourth transistor having a gate formed over one of the fourth channel regions in the second side portion has a fourth threshold-voltage. A first average of the first threshold-voltage and the second threshold-voltage is larger than a second average of the third threshold-voltage and the fourth threshold-voltage by a predetermined threshold-voltage offset.Type: GrantFiled: September 17, 2019Date of Patent: April 19, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Tao Yang, Wen-Shen Chou, Yung-Chow Peng
-
Patent number: 11296292Abstract: The present invention relates to organic electroluminescent devices comprising a light-emitting layer B comprising a host material, a phosphorescence material and a emitter material, which exhibits a narrow—expressed by a small full width at half maximum (FWHM)—green emission at an emission maximum of 500 to 560 nm. Further, the present invention relates to a method for generating green light by means of an organic electroluminescent device according to the present invention.Type: GrantFiled: April 15, 2020Date of Patent: April 5, 2022Assignee: CYNORA GMBHInventors: Hamed Sharifidehsari, Georgios Liaptsis, Jaime Leganes Carballo, Damien Joly, Sajjad Hoseinkhani
-
Patent number: 11296149Abstract: A display substrate having an array of a plurality of subpixels is provided. The display substrate includes a base substrate; a pixel driving layer including a plurality of thin film transistors on the base substrate; a tuning layer on a side of the pixel driving layer away from the base substrate, thicknesses of the tuning layer being different in subpixels of different colors; and a plurality of organic light emitting diodes on a side of the tuning layer away from the pixel driving layer. A respective one of the plurality of organic light emitting diodes includes a hole injection layer, thicknesses of the hole injection layer being different in subpixels of different colors. The thicknesses of the tuning layer and the thicknesses of the hole injection layer are negatively correlated among the subpixels of different colors.Type: GrantFiled: February 27, 2019Date of Patent: April 5, 2022Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Youyuan Hu, Mengyu Luan
-
Patent number: 11287333Abstract: A pressure sensing unit includes: a first substrate and a second substrate opposite to each other; and at least one vertical thin film transistor disposed between the first substrate and the second substrate. Each vertical thin film transistor includes a first electrode, a semiconductor active layer, a second electrode, at least one insulating support, and a gate electrode sequentially disposed in a direction extending from the first substrate to the second substrate. A first air gap is formed by the presence of the at least one insulating support between the gate electrode and the second electrode of each vertical thin film transistor.Type: GrantFiled: May 17, 2019Date of Patent: March 29, 2022Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Qinghe Wang, Dongfang Wang, Bin Zhou, Ce Zhao, Tongshang Su, Leilei Cheng, Yang Zhang, Guangyao Li
-
Patent number: 11289601Abstract: A semiconductor sensor includes a source element; a drain element; and a semiconductor channel element between the source element and the drain element, forming an electrically conductive channel. An insulator is positioned between the semiconductor channel element and a solution to be sensed. A reference contacts the solution and sets an electric potential of the solution. A bias voltage source generates an external sensor bias voltage for electrically biasing the reference electrode. A sensing surface interacts with the solution comprising analytes for generating a surface potential change at the sensing surface dependent on the concentration of analytes. The sensor further includes a ferroelectric capacitance element between the insulator and the bias voltage source for generating a negative capacitance for a differential gain between the external sensor bias voltage and an internal sensor bias voltage sensed at a surface of the channel element facing the insulator or ferroelectric capacitance element.Type: GrantFiled: December 17, 2019Date of Patent: March 29, 2022Assignee: ECOLE POLY TECHNIQUE FEDERALE DE LAUSANNE (EPFL)Inventors: Mihai Adrian Ionescu, Francesco Bellando, Ali Saeidi
-
Patent number: 11276607Abstract: Methods and structures for forming vias are provided. The method includes forming a structure that includes an odd line hardmask and an even line hardmask. The odd line hardmask and the even line hardmask include different hardmask materials that have different etch selectivity with respect to each other. The method includes patterning vias separately into the odd line hardmask and the even line hardmask based on the different etch selectivity of the different hardmask materials. The method also includes forming via plugs at the vias. The method includes cutting even line cuts and odd line cuts into the structure. The even line cuts and the odd line cuts are self-aligned with the vias. The vias are formed at line ends of the structure.Type: GrantFiled: September 13, 2019Date of Patent: March 15, 2022Assignee: International Business Machines CorporationInventors: John C. Arnold, Ashim Dutta, Dominik Metzler, Timothy M. Philip, Sagarika Mukesh
-
Patent number: 11276690Abstract: The present application provides an integrated semiconductor device and an electronic apparatus, comprising a semiconductor substrate and a first doped epitaxial layer having a first region, a second region, and a third region; a partition structure is arranged in the third region; the first region is formed having at least two second doped deep wells, and the second region is formed having at least two second doped deep wells; a dielectric island partially covers a region between two adjacent doped deep wells in the first region and second region; a gate structure covers the dielectric island; a first doped source region is located on the two sides of the gate structure, and a first doped source region located in the same second doped deep well is separated; a first doped trench is located on the two sides of the dielectric island in the first region, and extends laterally to the first doped source region.Type: GrantFiled: November 21, 2018Date of Patent: March 15, 2022Assignee: CSMC TECHNOLOGIES FAB2 CO., LTD.Inventors: Shikang Cheng, Yan Gu, Sen Zhang
-
Patent number: 11270932Abstract: A chip part includes a chip main body which has a first main surface at one side, a second main surface at the other side and side surfaces that connect the first main surface and the second main surface and which includes a terminal electrode exposed from the first main surface, and an outer surface resin which exposes the first main surface of the chip main body and covers an outer surface of the chip main body.Type: GrantFiled: October 2, 2019Date of Patent: March 8, 2022Assignee: ROHM CO., LTD.Inventor: Hideaki Yamaji
-
Patent number: 11270927Abstract: A package structure and method of forming the same are provided. The package structure includes a die, a TIV, an encapsulant, an adhesion promoter layer, a RDL structure and a conductive terminal. The TIV is laterally aside the die. The encapsulant laterally encapsulates the die and the TIV. The adhesion promoter layer is sandwiched between the TIV and the encapsulant. The RDL structure is electrically connected to the die and the TIV. The conductive terminal is electrically connected to the die through the RDL structure.Type: GrantFiled: August 22, 2019Date of Patent: March 8, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hung-Chun Cho, Hung-Jui Kuo, Yu-Hsiang Hu, Sih-Hao Liao, Wei-Chih Chen
-
Patent number: 11251143Abstract: A semiconductor device includes: a semiconductor layer formed on a substrate; a first resin layer formed on the semiconductor layer; a second resin layer formed on the first resin layer; a first wiring layer that is formed on the semiconductor layer and is buried in the second resin layer; a second wiring layer that is formed on the second resin layer and the first wiring layer, and is electrically connected to the first wiring layer; and a first inorganic insulating film covering the second resin layer and the second wiring layer, wherein an area of the first wiring layer is larger than an area of the second wiring layer.Type: GrantFiled: September 17, 2019Date of Patent: February 15, 2022Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Masataka Watanabe, Naoya Kono, Takehiko Kikuchi
-
Patent number: 11244871Abstract: A method of fabricating semiconductor devices includes forming a plurality of first and second semiconductor nanosheets in p-type and n-type device regions, respectively. An n-type work function layer is deposited to surround each of the first and second semiconductor nanosheets. A passivation layer is deposited on the n-type work function layer to surround each of the first and second semiconductor nanosheets. A patterned mask is formed on the passivation layer in the n-type device region, and the n-type work function layer and the passivation layer in the p-type device region are removed in an etching process using the patterned mask as an etching mask. Then, the patterned mask is removed, and a p-type work function layer is deposited to surround the first semiconductor nanosheets and to cover the passivation layer.Type: GrantFiled: June 27, 2019Date of Patent: February 8, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Cheng Chiang, Chung-Wei Hsu, Lung-Kun Chu, Mao-Lin Huang, Jia-Ni Yu, Chih-Hao Wang
-
Patent number: 11232953Abstract: A semiconductor device includes a gate structure disposed over a channel region, a source/drain epitaxial layer disposed at a source/drain region, a nitrogen containing layer disposed on the source/drain epitaxial layer, a silicide layer disposed on the nitrogen containing layer, and a conductive contact disposed on the silicide layer.Type: GrantFiled: September 17, 2019Date of Patent: January 25, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Miao-Syuan Fan, Ching-Hua Lee, Ming-Te Chen, Jung-Wei Lee, Pei-Wei Lee