Patents Examined by Mohammad M Choudhry
-
Patent number: 11862696Abstract: A semiconductor storage device relating to one embodiment includes: a stacked body in which electrode films and insulating films are alternately stacked in a first direction; a first and a second charge storage films that are arranged away from each other in the first direction inside the stacked body and each face one of the electrode films; and a tunnel insulating film that extends in the first direction inside the stacked body and is in contact with the first and the second charge storage films. The first and the second charge storage films each include a first film that is in contact with the electrode film and contains a High-k material, and a second film that is provided between the first film and the tunnel insulating film and contains silicon nitride.Type: GrantFiled: December 14, 2020Date of Patent: January 2, 2024Assignee: Kioxia CorporationInventors: Shunsuke Okada, Tomonori Aoyama, Tatsunori Isogai, Masaki Noguchi
-
Patent number: 11862595Abstract: The present disclosure provides a packaging method for a fan-out wafer-level packaging structure, including: providing two or more semiconductor chips, and bonding the semiconductor chips to a bonding layer; packaging the semiconductor chips by a plastic packaging layer; removing the bonding layer, and forming a redistribution layer on the semiconductor chips, so as to achieve interconnection between the semiconductor chips, where the redistribution layer includes one or more redistribution sublayers stacked in sequence, and a method for forming each redistribution sublayer includes: forming a dielectric layer on the semiconductor chips; forming vias in the dielectric layer by photolithography; baking the dielectric layer having the vias formed therein, wherein the warpage of the dielectric layer around the vias is mitigated; curing the dielectric layer; and forming on the dielectric layer a patterned metal distribution layer corresponding to the vias; and forming metal bumps on the redistribution layer.Type: GrantFiled: September 8, 2021Date of Patent: January 2, 2024Assignee: SJ SEMICONDUCTOR(JIANGYIN) CORPORATIONInventor: Hailin Zhao
-
Patent number: 11862606Abstract: A package includes a corner, a device die, a plurality of redistribution lines underlying the device die, and a plurality of metal pads electrically coupled to the plurality of redistribution lines. The plurality of metal pads includes a corner metal pad closest to the corner, wherein the corner metal pad is a center-facing pad having a bird-beak direction substantially pointing to a center of the package. The plurality of metal pads further includes a metal pad farther away from the corner than the corner metal pad, wherein the metal pad is a non-center-facing pad having a bird-beak direction pointing away from the center of the package.Type: GrantFiled: June 29, 2021Date of Patent: January 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Shin-Puu Jeng, Der-Chyang Yeh, Hsien-Wei Chen, Jie Chen
-
Patent number: 11854939Abstract: Disclosed is a three-dimensional integrated system for DRAM chips and a fabrication method thereof. A plurality of trench structures are etched on the front and back of a silicon wafer; then, a TSV structure is etched between the two upper and lower trenches opposite to each other for electrical connection; then, DRAM chips are placed in the trenches, and copper-copper bonding is used to make the chips electrically connected to the TSV structure in a vertical direction; finally, redistribution is done to make the chips in a horizontal direction electrically connected. The invention can make full use of silicon materials, and can avoid problems such as warpage and deformation of an interposer. In addition, placing the chips in the trenches will not increase the overall package thickness, while protecting the chips from external impact.Type: GrantFiled: July 2, 2020Date of Patent: December 26, 2023Assignees: Fudan University, Shanghai Integrated Circuit Manufacturing Innovation Center Co., Ltd.Inventors: Bao Zhu, Lin Chen, Qingqing Sun, Wei Zhang
-
Patent number: 11848275Abstract: An integrated shield electronic component package includes a substrate having an upper surface, a lower surface, and sides extending between the upper surface and the lower surface. An electronic component is mounted to the upper surface of the substrate. An integrated shield is mounted to the upper surface of the substrate and includes a side shielding portion directly adjacent to and covering the sides of the substrate. The integrated shield covers and provides an electromagnetic interference (EMI) shield for the electronic component, the upper surface and sides of substrate. Further, the integrated shield is integrated within the integrated shield electronic package. Thus, separate operations of mounting an electronic component package and then mounting a shield are avoided thus simplifying manufacturing and reducing overall assembly costs.Type: GrantFiled: January 4, 2021Date of Patent: December 19, 2023Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.Inventors: Paul Mescher, Danny Brady
-
Patent number: 11837572Abstract: An apparatus and method for manufacturing a semiconductor package structure are provided. The method includes: providing a process line comprising a first semiconductor manufacturing portion configured to provide a first operation including a first process step, and a second semiconductor manufacturing portion configured to provide a second operation including a second process step; passing a packaging structure through the second semiconductor manufacturing portion, wherein the second semiconductor manufacturing portion applies the second process step to the packaging structure; passing the packaging structure through the first semiconductor manufacturing portion, wherein the first semiconductor manufacturing portion applies the first process step to the packaging structure; and passing the packaging structure through the second semiconductor manufacturing portion again without applying the second process step thereon.Type: GrantFiled: June 2, 2021Date of Patent: December 5, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chun-Min Wu, Cheng-Lin Li
-
Patent number: 11824011Abstract: According to one embodiment, a memory device includes: a first layer stack provided in a first area of a substrate; second and third layer stacks provided in a second area of the substrate; a memory cell provided in the first layer stack; a first mark portion provided in the second layer stack; a second mark portion provided in the third layer stack; and a first portion provided between the second layer stack and the third layer stack.Type: GrantFiled: February 1, 2021Date of Patent: November 21, 2023Assignee: Kioxia CorporationInventor: Kenji Konomi
-
Patent number: 11824012Abstract: An integrated circuit (IC) package structure includes a chip, a redistribution layer (RDL) structure, a molding compound structure and an electromagnetic interference (EMI) shielding structure. The RDL structure is formed on the chip and electrically connected thereto. The molding compound layer is provided on outer surfaces of the chip and the RDL structure. The EMI shielding structure is provided on outer surfaces of the molding compound structure. The molding compound structure layer provided on outer surfaces of the chip and the RDL structure provide protection and reinforcement to multiple faces of the IC package structure; and the EMI shielding structure provided on outer surfaces of the molding compound structure provides EMI protection to multiple faces of the chip and the RDL structure. The IC package structure has upgraded structural strength, reliability and stability in use. A method of manufacturing the above IC package structure is also introduced.Type: GrantFiled: November 2, 2020Date of Patent: November 21, 2023Assignee: Unimicron Technology Corp.Inventors: Kai-Ming Yang, Chia-Yu Peng, John Hon-Shing Lau
-
Patent number: 11825657Abstract: A semiconductor device includes a substrate having thereon at least one active area and at least one trench isolation region adjacent to the at least one active area. A charge trapping structure is disposed on the at least one active area and at least one trench isolation region. At least one divot is disposed in the at least one trench isolation region adjacent to the charge trapping structure. A silicon oxide layer is disposed in the at least one divot. A gate oxide layer is disposed on the at least one active area around the charge trapping structure.Type: GrantFiled: March 22, 2022Date of Patent: November 21, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventor: Chia-Wen Wang
-
Patent number: 11817297Abstract: Embodiments of the present disclosure relate to apparatus, systems and methods for managing organic compounds in thermal processing chambers. A gas line can be in fluid communication with the thermal processing chamber and an exhaust pump can be coupled to the thermal processing chamber by an exhaust conduit and controlled by an effluent flow control valve. The apparatus includes a sampling line with an organic compound sensor coupled to the exhaust conduit. The organic compound sensor can be in communication with a control module which can control operating parameters for processing a substrate.Type: GrantFiled: March 6, 2020Date of Patent: November 14, 2023Assignee: Applied Materials, Inc.Inventors: Matthew Spuller, Dongming Iu
-
Patent number: 11817398Abstract: A conductive paste contains (A) copper fine particles having an average particle diameter of 50 nm to 400 nm and a crystallite diameter of 20 nm to 50 nm, (B) copper particles having an average particle diameter of 0.8 ?m to 5 ?m and a ratio of a crystallite diameter to the crystallite diameter of the copper fine particles (A) of 1.0 to 2.0, and (C) a solvent.Type: GrantFiled: September 24, 2019Date of Patent: November 14, 2023Assignee: NAMICS CORPORATIONInventors: Masashi Kajita, Masahiro Kitamura, Takayuki Higuchi, Noritsuka Mizumura
-
Patent number: 11817304Abstract: A system and method for stealth dicing a semiconductor wafer. The method may include implanting dopant ions to a first depth in the semiconductor wafer through a back side of the semiconductor wafer. The method may further include focusing a laser beam at an inside portion of the wafer through the back surface of the wafer to form a modified layer in material of the semiconductor wafer proximate the first depth. The method may also include fracturing the semiconductor wafer along boundaries defined by the modified layer.Type: GrantFiled: May 11, 2020Date of Patent: November 14, 2023Assignee: Micron Technology, Inc.Inventor: Chih Kai Wang
-
Patent number: 11791370Abstract: This disclosure discloses a light-emitting display module display. The light-emitting display module comprises: a board; and a plurality of light-emitting diode modules arranged in an array configuration on the board; wherein one of the light-emitting diode modules comprises a plurality of encapsulated light-emitting units spaced apart from each other; and one of the encapsulated light-emitting units comprises a plurality of optoelectronic units, a first supporting, and a fence; and wherein the plurality of optoelectronic units are covered by the first supporting structure, and the fence surrounds the first supporting structure and the plurality of optoelectronic units.Type: GrantFiled: April 18, 2022Date of Patent: October 17, 2023Assignee: EPISTAR CORPORATIONInventors: Min Hsun Hsieh, Hsin-Mao Liu
-
Patent number: 11784243Abstract: An embodiment of a semiconductor memory device including a multi-layer charge storing layer and methods of forming the same are described. Generally, the device includes a channel formed from a semiconducting material overlying a surface on a substrate connecting a source and a drain of the memory device; a tunnel oxide layer overlying the channel; and a multi-layer charge storing layer including an oxygen-rich, first oxynitride layer on the tunnel oxide layer in which a stoichiometric composition of the first oxynitride layer results in it being substantially trap free, and an oxygen-lean, second oxynitride layer on the first oxynitride layer in which a stoichiometric composition of the second oxynitride layer results in it being trap dense. In one embodiment, the device comprises a non-planar transistor including a gate having multiple surfaces abutting the channel, and the gate comprises the tunnel oxide layer and the multi-layer charge storing layer.Type: GrantFiled: December 2, 2021Date of Patent: October 10, 2023Assignee: LONGITUDE FLASH MEMORY SOLUTIONS LTDInventors: Sagy Charel Levy, Krishnaswamy Ramkumar, Fredrick Jenne, Sam G Geha
-
Patent number: 11776858Abstract: A method of manufacturing a semiconductor device includes preparing etched mapping data by measuring an etching amount of a wafer subjected to an etching process, determining an error region in which the etching amount of the wafer is outside of a reference value, based on the etched mapping data, compensating distribution of an electrical field applied to the wafer, and compensating exhaust distribution of a process gas, changed by the compensating distribution of an electrical field.Type: GrantFiled: February 24, 2020Date of Patent: October 3, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Joonsung Lee, Suhong Kim, Youngwon Shin, Hyungchul Cho, Jaehyoung Lee, Hyunjae Jung
-
Patent number: 11776946Abstract: A method of manufacturing a package-on-package device includes a bonding step carried out by a bonding apparatus including a pressing member and a light source that produces a laser beam. A bottom package including a lower substrate, lower solder balls alongside an edge of the lower substrate, and a lower chip on a center of the lower substrate is provided, the bottom package is bonded to an interposer substrate having upper solder balls aligned with the lower solder balls, and a top package having an upper substrate and an upper chip on the upper substrate is bonded to the interposer substrate. While the interposer substrate is disposed on the bottom package, the pressing member presses the interposer substrate against the bottom package, and the laser beam adheres the lower solder balls to the upper solder balls.Type: GrantFiled: April 7, 2021Date of Patent: October 3, 2023Inventors: Junho Cho, Ohchul Kwon, Seungjin Cheon, Tea-Geon Kim, Bubryong Lee, Junglae Jung
-
Patent number: 11769699Abstract: A semiconductor manufacturing apparatus includes a sound measuring unit that measures a first polishing sound of a film formed on a wafer, a sound pressure prediction regression model generation unit that generates a first regression model for obtaining a first sound pressure prediction value of the first polishing sound, a sound pressure prediction value calculation unit that performs a first calculation of the first sound pressure prediction value by using the first regression model, a residual difference calculation unit that performs a second calculation of a first residual difference, the first residual difference being a difference between a first sound pressure actual measurement value of the first polishing sound and the first sound pressure prediction value, and an end point determination unit that determines a polishing end point of the film by using the first residual difference.Type: GrantFiled: March 1, 2021Date of Patent: September 26, 2023Assignee: KIOXIA CORPORATIONInventor: Tsutomu Miki
-
Patent number: 11758728Abstract: In one embodiment, a semiconductor device includes a stacked film alternately including a plurality of electrode layers and a plurality of insulating layers, a charge storage layer provided on a side face of the stacked film via a first insulator, and a semiconductor layer provided on a side face of the charge storage layer via a second insulator. The device further includes a third insulator provided between an electrode layer and an insulating layer in the stacked film and between the electrode layer and the first insulator, and a first film provided between the third insulator and the insulating layer and/or between the third insulator and the first insulator, and including carbon, germanium, tin, aluminum, phosphorus or arsenic.Type: GrantFiled: August 5, 2021Date of Patent: September 12, 2023Assignee: Kioxia CorporationInventors: Takanori Yamanaka, Ryota Fujitsuka, Hiroki Kishi
-
Patent number: 11751391Abstract: A process for building a 3-Dimensional NOR memory array avoids the challenge of etching a conductor material that is aimed at providing local word lines at a fine pitch. The process defines the local word lines between isolation shafts that may be carried out at a lower aspect ratio than would be required for etching the conductor material.Type: GrantFiled: July 21, 2021Date of Patent: September 5, 2023Assignee: SUNRISE MEMORY CORPORATIONInventors: Vinod Purayath, Yosuke Nosho, Shohei Kamisaka, Michiru Nakane, Eli Harari
-
Patent number: 11742413Abstract: Reliability and performance of a semiconductor device are improved. First, a first mask pattern is formed on the semiconductor substrate in each of first to third regions. Next, a second mask pattern made of a material that is different from a material configuring the first mask pattern is formed on a side surface of the first mask pattern and on the semiconductor substrate in each of the first to third regions. Next, by an anisotropic etching process performed to the semiconductor substrate, a plurality of fins protruding from the recessed upper surface of the semiconductor substrate are formed. In the manner, fins each having a different structure from that of a fin in the first region can be formed in the second and third regions.Type: GrantFiled: March 3, 2021Date of Patent: August 29, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Atsushi Yoshitomi