Patents Examined by Quan Tra
  • Patent number: 11664809
    Abstract: An apparatus includes a receiver buffer, a phase compensation circuit, a data sampler circuit, and an error sampler circuit. The receiver buffer may generate an equalized signal on a signal node using an input signal received via a channel. The phase compensation circuit may, in response to an initiation of a training mode, replace the equalized signal on the signal node with a reference signal. The data sampler circuit may sample, using a data clock signal, the reference signal to generate a plurality of data samples. The error sampler circuit may sample, using an error clock signal, the reference signal to generate a plurality of errors samples. The phase compensation circuit may also adjust a phase difference between the data clock signal and the error clock signal using at least some of the plurality of data samples and at least some of the plurality of error samples.
    Type: Grant
    Filed: April 5, 2021
    Date of Patent: May 30, 2023
    Assignee: Apple Inc.
    Inventors: Jaeduk Han, Wenbo Liu, Wing Liu, Ming-Shuan Chen, Sanjeev K. Maheshwari, Vishal Varma, Sunil Bhosekar, Lizhi Zhong, Gary A. Rogan
  • Patent number: 11664794
    Abstract: The present disclosure provides a substrate-enhanced comparator and electronic device, the comparator including: a cross-coupled latch, for connecting input signals to the gate of a cross-coupled MOS transistor to form a first input of the latch; output buffers, connected to the cross-coupled latch for amplifying output signals of the latch; AC couplers, connected to the output buffers for receiving and amplifying the output signals of the latch, coupling the output signals to substrates of the cross-coupled MOS transistors to form second inputs of the latch. The cross-coupled latch is also for output signal regenerative latching based on input signals sampled at the first inputs and input signals sampled at the second inputs. The present disclosure introduces additional substrate inputs to the cross-coupled structure of the conventional latch as the second inputs of the latch.
    Type: Grant
    Filed: January 7, 2020
    Date of Patent: May 30, 2023
    Assignees: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.
    Inventors: Ting Li, Zhengbo Huang, Yong Zhang, Yabo Ni, Jian'an Wang, Guangbing Chen, Dongbing Fu, Zicheng Xu
  • Patent number: 11664681
    Abstract: Subject matter disclosed herein may relate to detecting wireless signals and/or signal packets and may relate more particularly to detecting wireless signals and/or signal packets at energy-harvesting devices.
    Type: Grant
    Filed: June 30, 2021
    Date of Patent: May 30, 2023
    Assignee: Arm Limited
    Inventors: Philex Ming-Yan Fan, Parameshwarappa Anand Kumar Savanth, Sahan Sajeewa Hiniduma Udugama Gamage, Pranay Prabhat, Benoit Labbe, Thanusree Achuthan
  • Patent number: 11658649
    Abstract: A pin state configuration circuit, a method for configuring pin states and an electronic device for configuring pin states are provided. The pin state configuration circuit includes a configured resistor load, a voltage sampling unit, and a comparator. The voltage sampling unit supplies a reference voltage to the configured resistor load by using a first or second configuration pin, and respectively samples voltages of the first and second configuration pins. The comparator calculates a first voltage ratio based on the voltage of the first configuration pin and the voltage of the second configuration pin, calculates a second voltage ratio based on the voltage of the first configuration pin and the voltage of the second configuration pin, and determines a corresponding pin configuration state based on the first and second voltage ratios. In this way, N×N pin configuration states may be obtained by configuring two configuration pins.
    Type: Grant
    Filed: April 11, 2022
    Date of Patent: May 23, 2023
    Assignee: HUAWEI DIGITAL POWER TECHNOLOGIES CO., LTD.
    Inventors: Ken Chin, Yuanjun Liu, Guiping Zhang, Shanglin Mo
  • Patent number: 11644494
    Abstract: Circuitry for driving a load, the circuitry comprising: driver circuitry; load sensing circuitry; and a parameter estimation engine, wherein the circuitry is operable in: a driving mode of operation in which the driver circuitry supplies a drive signal to a load coupled to the circuitry; and a load sensing mode of operation, for estimating a characteristic of a load coupled to the circuitry based on a signal output by the load sensing circuitry in response to a stimulus signal supplied to the driver circuitry, and wherein the circuitry is operable to perform a calibration operation in which the parameter estimation engine generates a circuit parameter for use in the load sensing mode based, at least in part, on a signal generated by the circuitry in response to a calibration stimulus signal supplied to the driver circuitry.
    Type: Grant
    Filed: March 9, 2022
    Date of Patent: May 9, 2023
    Assignee: Cirrus Logic, Inc.
    Inventors: Chandra B. Prakash, Tejasvi Das, Siddharth Maru
  • Patent number: 11646659
    Abstract: A signal processor and method. The signal processor includes a signal current path. The signal processor includes a transconductor. The transconductor has an input operable to receive an input voltage of the signal processor. The transconductor also has an output operable to output a current based on the input voltage. The signal processor also includes a processing stage coupled to the output of the transconductor to receive and process the current outputted by the transconductor. The signal processor further includes a current replicator operable to generate a replica current proportional to the current outputted by the transconductor. The signal processor also includes a comparator operable to compare an output of the current replicator with a reference. The signal processor further includes a current limiter operable to limit the current outputted by the transconductor based on the comparison of the output of the current replicator with the reference.
    Type: Grant
    Filed: November 25, 2020
    Date of Patent: May 9, 2023
    Assignee: SCALINX
    Inventor: Lionel Guiraud
  • Patent number: 11641201
    Abstract: A device includes a first switch and a first diode connected in parallel between a midpoint and a first terminal of the hybrid power device, a second switch and a second diode connected in parallel between the midpoint and a second terminal of the hybrid power device, a third switch coupled between the first terminal and the second terminal, and a third diode connected between the first terminal and the second terminal.
    Type: Grant
    Filed: May 27, 2021
    Date of Patent: May 2, 2023
    Assignee: Huawei Digital Power Technologies Co., Ltd.
    Inventors: Dianbo Fu, Zhaohui Wang, Jun Zhang, Lei Shi
  • Patent number: 11641196
    Abstract: A method and apparatus is disclosed for maintaining a stable power supply to a circuit when activating/deactivating a switch in order to accelerate the switching time of the switch. The gate of a FET is coupled to a switch driver. The switch driver is powered by a positive power supply and a negative power supply. When the switch is to be activated/deactivated, the gate is first coupled to a reference potential (i.e., ground) for a “reset period” to reduce any positive/negative charge that has been accumulated in the FET. At the end of the reset period, the gate is then released from the reference potential and the switch driver drives the gate to the desired voltage level to either activate or deactivate the switch.
    Type: Grant
    Filed: February 22, 2022
    Date of Patent: May 2, 2023
    Assignee: pSemi Corporation
    Inventor: Chengkai Luo
  • Patent number: 11637548
    Abstract: The present disclosure includes storage circuits, such latches. In one embodiment, a circuit includes a plurality of latches, each latch including a first N-type transistor formed in a first P-type material, a first P-type transistor formed in a first N-type material, a second N-type transistor formed in a second P-type material, and a second P-type transistor formed in a second N-type material. The first and second N-type transistors are formed in different P-wells and the first and second P-type transistors are formed in different N-wells. In other storage circuits, charge extraction transistors are coupled to data storage nodes and are biased in a nonconductive state. These techniques make the data storage circuits more resilient, for example, to an ionizing particle striking the circuit and generating charge carriers that would otherwise change the state of the storage node.
    Type: Grant
    Filed: June 7, 2022
    Date of Patent: April 25, 2023
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Yanzhong Xu, Tracey DellaRova
  • Patent number: 11632106
    Abstract: A switch device includes a first node, a switch unit, an adjustment switch, an impedance element, a second node and a detection unit. A first terminal of the switch unit is coupled to the first node. A first terminal and a second terminal of the adjustment switch are respectively coupled to a second terminal of the switch unit and a reference voltage terminal. A first terminal and a second terminal of the impedance element are respectively coupled to the first terminal and the second terminal of the adjustment switch. The detection unit is coupled to the second node, and a control terminal of the switch unit and a control terminal of the adjustment switch. The detection unit detects a node signal at the second node to accordingly control the switch unit and the adjustment switch.
    Type: Grant
    Filed: December 2, 2021
    Date of Patent: April 18, 2023
    Assignee: RichWave Technology Corp.
    Inventors: Chih-Sheng Chen, Chih-Che Lin, Yu-Siang Huang, Hsuan-Der Yen
  • Patent number: 11626755
    Abstract: A multi-power-mode ultra-low-power address detector for Radio Frequency (RF) wakeup receivers is provided herein. The address detector is implemented when combined charging and wake-up of a device is required. The method includes a set of components to process a complex address waveform. This address includes a preamble composed of a pulse with a specific width, followed by a digital Pulse Width Modulation (PWM) modulated bit pattern.
    Type: Grant
    Filed: September 13, 2021
    Date of Patent: April 11, 2023
    Assignee: American University of Beirut
    Inventors: Ahmed Abed Benbuk, Nour Kouzayha, Joseph Costantine, Zaher Dawy
  • Patent number: 11626869
    Abstract: A comparator includes a second-stage circuit, a first input circuit, a second input circuit, a first cross-coupled circuit and a second cross-coupled circuit. The first input circuit is configured to generate a first data terminal voltage and a first reference terminal voltage. The first cross-coupled circuit is configured to perform mutual positive feedback on the first data terminal voltage and the first reference terminal voltage to generate a first differential signal. The second input circuit is configured to generate a second data terminal voltage and a second reference terminal voltage. The second cross-coupled circuit is configured to perform mutual positive feedback on the second data terminal voltage and the second reference terminal voltage to generate a second differential signal. The second-stage circuit is configured to amplify and latch the first differential signal or the second differential signal in a regeneration phase to output a comparison signal.
    Type: Grant
    Filed: March 31, 2022
    Date of Patent: April 11, 2023
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Yinchuan Gu
  • Patent number: 11626236
    Abstract: An inductor includes a first metallization layer multi-turn trace. The inductor also includes a second metallization layer multi-turn trace coupled to the first metallization layer multi-turn trace through at least one first via. The inductor further includes a plurality of discrete third metallization layer trace segments coupled to the second metallization layer multi-turn trace through a plurality of second vias.
    Type: Grant
    Filed: March 8, 2021
    Date of Patent: April 11, 2023
    Assignee: QUALCOMM Incorporated
    Inventors: Jonghae Kim, Changhan Hobie Yun, Je-Hsiung Lan, Ranadeep Dutta
  • Patent number: 11611276
    Abstract: A charge pump circuit includes a sub-circuit, which is a pumping stage circuit or an output stage circuit. The sub-circuit includes an input terminal, an output terminal, a transistor, a first capacitive device, a first diode device, and a second diode device. The transistor has a first source/drain (S/D) terminal coupled with the input terminal, a second S/D terminal coupled with the output terminal, and a gate terminal. The first capacitive device has a first end coupled with the gate terminal of the transistor and a second end configured to receive a first driving signal. The first diode device has a cathode coupled with the second S/D terminal of the transistor and an anode coupled with the gate terminal of the transistor. The second diode device has a cathode coupled with the gate terminal of the transistor and an anode coupled with the second S/D terminal of the transistor.
    Type: Grant
    Filed: December 1, 2015
    Date of Patent: March 21, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Alan Roth, Eric Soenen
  • Patent number: 11606031
    Abstract: Power supply circuit having low quiescent current for a bypass mode. One example power supply circuit generally includes a transistor; a switching node coupled to a source of the transistor; a power supply rail; a capacitor having a first terminal coupled to the power supply rail and having a second terminal coupled to the switching node; a gate driver having an output coupled to a gate of the transistor, having a first power input coupled to the power supply rail, and having a second power input coupled to the switching node; logic having a first input coupled to the first terminal of the capacitor, having a second input coupled to the second terminal of the capacitor, and having a first output; and a pullup circuit having a control input coupled to a second output of the logic and having an output coupled to the gate of the transistor.
    Type: Grant
    Filed: January 31, 2022
    Date of Patent: March 14, 2023
    Assignee: QUALCOMM Incorporated
    Inventors: Hector Ivan Oporta, Daragh MacGabhann, Chunping Song, Yi Wang, Ji Hoon Hyun
  • Patent number: 11601092
    Abstract: Radio frequency (RF) mixer circuits having a complementary frequency multiplier module that requires no balun to multiply a lower frequency base oscillator signal to a higher frequency local oscillator (LO) signal, and which has a significantly reduced IC area compared to balun-based frequency multipliers. In one embodiment, the complementary frequency multiplier module includes a complementary pair of FETs controlled by an applied base oscillator signal. The complementary FETs are coupled to a common-gate FET amplifier and alternate becoming conductive in response to the base oscillator signal. The alternating switching of the complementary FETs in response to the opposing phases of the base oscillator signal cause the common-gate FET amplifier to output a higher frequency local oscillator (LO) signal. The LO signal is coupled to the LO input of a mixer or mixer core of a type suitable for use in conjunction with a frequency multiplier.
    Type: Grant
    Filed: July 23, 2021
    Date of Patent: March 7, 2023
    Assignee: pSemi Corporation
    Inventor: John Birkbeck
  • Patent number: 11601124
    Abstract: Various embodiments include a DC switch for disconnecting a DC line. The switch may include: a power semiconductor switch arranged in a current path of the DC line; a first sensor for measuring the input and output voltages; a second sensor for measuring the current flowing through the DC line; and a controller for the power semiconductor switch. The control device is configured to: switch on the DC switch for a first time period; determine the input voltage present; determine the output voltage present at the end of the first time period; determine the current intensity present at the end of the first time period; and determine an inductance and/or capacitance from the determined values.
    Type: Grant
    Filed: December 8, 2021
    Date of Patent: March 7, 2023
    Assignee: SIEMENS AKTIENGESELLSCHAFT
    Inventors: Karsten Handt, Stefan Hänsel
  • Patent number: 11602024
    Abstract: A control device may be configured to control an amount of power delivered to one or more electrical loads and provide various feedback associated with the control device and/or the electrical loads. The control device may be a wall-mounted device or a battery-powered remote control device. The feedback may indicate the amount of power delivered to the one or more electrical loads. The feedback may also indicate a low battery condition. The control device may include a light bar and/or one or more indicator lights for providing the feedback.
    Type: Grant
    Filed: October 4, 2021
    Date of Patent: March 7, 2023
    Assignee: Lutron Technology Company LLC
    Inventors: Chris Dimberg, Jason C. Killo, Matthew Philip McDonald, Daniel L. Twaddell
  • Patent number: 11595033
    Abstract: Described embodiments include a comparator circuit comprising an input voltage terminal, a reference voltage terminal, and a rising edge decode circuit having inputs coupled to the input voltage terminal and the reference voltage terminal. The rising edge output provides a rising edge decode signal indicating the input signal transitioned from being smaller than the reference voltage signal to being larger than the reference voltage signal. A falling edge decode circuit has inputs coupled to the input voltage terminal and the reference voltage terminal, and a falling edge output providing a falling edge decode signal indicating that the input signal transitioned from being larger than the reference voltage signal to being smaller than the reference voltage signal. Also, a decode logic circuit provides a comparator output in response to the rising edge decode signal and the falling edge decode signal.
    Type: Grant
    Filed: October 29, 2021
    Date of Patent: February 28, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Vishnuvardhan Reddy Jaladanki, Preetam Charan Anand Tadeparthy
  • Patent number: 11594960
    Abstract: A controller includes a phase frequency detection circuit which has a first input coupled to receive a reference clock input, a second input coupled to receive a high-side active output, and an output configured to provide a PFD output. The controller includes a control loop filter which has a first input coupled to receive a slew rate input, a second input coupled to receive the PFD output, and an output configured to provide a high-side length output. The controller includes a pulse generation circuit which has a first input coupled to receive the high-side active output, a second input coupled to receive the high-side length output, and an output configured to provide a fine pulse output. The controller includes a latch configured to provide the high-side active output responsive to a comparison output and the fine pulse output.
    Type: Grant
    Filed: May 7, 2021
    Date of Patent: February 28, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Janne Matias Pahkala, Juha Olavi Hauru