Patents Examined by Ricardo Pizarro
-
Patent number: 7002949Abstract: A bandwidth efficient routing protocol for wireless ad-hoc networks. This protocol can be used in ad-hoc networks because it considerably reduces control overhead, thus increasing available bandwidth and conserving power at mobile stations. It also gives very good results in terms of the throughput seen by the user. The protocol is a table-driven distance-vector routing protocol that uses the same constraints used in on-demand routing protocols, i.e., paths are used as long as they are valid and updates are only sent when a path becomes invalid. The paths used by neighbors are maintained and this allows the design of a distance-vector protocol with non-optimum routing and event-driven updates, resulting in reduced control overhead.Type: GrantFiled: June 15, 2001Date of Patent: February 21, 2006Assignee: The Regents of the University of CaliforniaInventors: Jose Joaquin Garcia-Luna-Aceves, Jyoti Raju
-
Patent number: 6996079Abstract: The invention relates to radio systems and particularly to a handover and interworking between two radio systems utilizing different link protocols. According to the invention, in a handover the radio link protocol of the old (handover source) radio system is also retained after the handover in the new (target) radio system. The “old” radio link protocol is merely adapted to a physical traffic channel of the new radio system. One manner of implementing the adaptation to the traffic channel is to set up the radio link protocol of the “new” radio system between the mobile station and the interworking function and to transmit the radio link protocol frames of the “old” radio system within the radio link protocol of the new radio system.Type: GrantFiled: November 9, 2000Date of Patent: February 7, 2006Assignee: Nokia CorporationInventors: Martin Bergenwall, Juha Räsänen, Jukka Immonen, Mikko Ohvo
-
Patent number: 6996100Abstract: A system that uses a ping pong protocol in order to remain as flexible as possible during traffic allocation includes multiple units, each of which has a unique address. A first unit transmits a first data packet including a first length indicator toward a second unit or a third unit. Each of the second unit and the third unit is operable to receive the packet and then, upon receipt of the packet, can transmit another packet. One of the units can be assigned a master unit role and is operable to restart transmission operations using priority slots. A priority slot allows a unit to transmit a packet regardless of whether it has received a packet according to the ping-pong scheme. A selective-repeat automatic retransmission query scheme provides data integrity in an error-prone communications environment. The first unit and the second unit are operable to transmit packets that include a number of segments.Type: GrantFiled: November 9, 2000Date of Patent: February 7, 2006Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Jacobus C. Haartsen
-
Patent number: 6993045Abstract: The adaptive bandwidth throttling system implements a graceful diminution of services to the clients by delaying a first class of services provided by a network server in response to the effective bandwidth utilized by this network server exceeding a first threshold. If the demand for the bandwidth by this network server exceeds a second threshold, the bandwidth throttling system escalates the throttling response and blocks the first class of services from execution and can also concurrently delay execution of a second class of services. The implementation of the throttling process can be varied, to include additional levels of response or finer gradations of the response, to include subsets of a class of services. In addition, the threshold levels of bandwidth used to trigger the throttling response can be selected as desired by the system administrator.Type: GrantFiled: December 7, 2004Date of Patent: January 31, 2006Assignee: Microsoft CorporationInventor: Murali R. Krishnan
-
Patent number: 6993018Abstract: A switching node (20) has a semiconductor switch core (22) and plural switch port devices (24). The semiconductor switch core comprises a two dimensional buffer matrix having one buffer memory (40) per crosspoint to which cells having differing priority classes are written. The switch core further has plural switch core ports (30), with each of the switch core ports writing traffic cells to a row (42) of the matrix and reading traffic cells from a column (44) of the matrix. For each crosspoint of the matrix a high priority signaling element (46H) is formed in the semiconductor switch core. A novel low priority cell flushing operation the present invention moots any cell blocking problems.Type: GrantFiled: November 15, 2000Date of Patent: January 31, 2006Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Dan Hörlin, Lars-Göran Petersen
-
Patent number: 6990099Abstract: The invention provides a method and system for routing information lookup for packets using a routing protocol such as IP. Routing information which has been determined responsive to the packet header, which includes a destination address, a source address, and an input interface for the packet. Routing lookup is performed in response to at least one set of selected routing information, using a lookup table which includes tags both for the routing information and for a bitmask length (thus indicating the generality or scope of the routing information for the routing lookup). The lookup table is structured so that addresses having the most common bitmask length are addressed first, but that more specific addresses are still considered when they are present. It has been discovered that most internet addresses can be found by reference to 24-bit or 21-bit IP addresses, after which 16-bit, 12-bit, and finally 32-bit IP addresses are considered.Type: GrantFiled: March 2, 2001Date of Patent: January 24, 2006Assignee: Cisco Technology, Inc.Inventor: Bruce A. Wilford
-
Patent number: 6990117Abstract: In a CSMA wireless LAN, a sector antenna power detectors detects the power received by antenna elements of a sector antenna. A reference power generator generates a reference power, and a comparator compares the detected power with the reference power. A controller unit, based on the comparison result, determines whether there is a hidden terminal station. If a hidden terminal station is determined to exist, the controller outputs control signals so as to direct the terminal station to increase the transmission power. The terminal station in turn will increase the transmission power in response to the control signals to widen the communication area.Type: GrantFiled: November 10, 2000Date of Patent: January 24, 2006Assignee: DENSO CorporationInventors: Makoto Tanaka, Kazuoki Matsugatani
-
Patent number: 6990091Abstract: A method and apparatus for quickly acquiring synchronization of a signal in a WCDMA communication system utilizing variable duration sample accumulation, validity testing of decoder estimates, and parallel decoding of multiple synchronization signals within a PERCH channel. The receiver accumulates the samples necessary to reliably determine slot timing. Until slot timing estimates pass a validity test, samples are accumulated for frame timing estimates. Until frame timing estimates pass a validity test, samples are analyzed to determine the pilot offset of the channel.Type: GrantFiled: October 26, 2001Date of Patent: January 24, 2006Assignee: Qualcomm IncorporatedInventor: Sandip Sarkar
-
Patent number: 6985489Abstract: In an ATM switch provided in a network where an MPLS traffic and an ATM traffic coexist, which of the MPLS traffic and the ATM traffic a received ATM cell belongs to is determined according to the cell, the cell is classified based on the determination result and made to wait, and the cell is read at read intervals based on preset bandwidth allocation rates of both traffics. Also, service classes of a plurality of priorities for the MPLS traffic are provided and the read interval is obtained per priority.Type: GrantFiled: December 29, 2000Date of Patent: January 10, 2006Assignee: Fujitsu LimitedInventors: Tatsuhiro Ando, Yoshihiro Watanabe
-
Patent number: 6985449Abstract: An apparatus for configuring a spanning tree is used for a network in which a plurality of virtual LANs coexist. This apparatus for configuring the spanning tree has at least one bridge and a holding section. The above at least one bridge has a plurality of ports, and is capable of configuring a plurality of virtual LANs by logically combining the plurality of ports. The holding section holds on the bridge for each of the plurality of virtual LANs, information that is a combination between a code for identifying each of the plurality of virtual LANs configured by the bridge and a code for identifying a root bridge in the spanning tree for each of the plurality of virtual LANs.Type: GrantFiled: March 13, 2001Date of Patent: January 10, 2006Assignee: Anritsu CorporationInventor: Mitsuru Higashiyama
-
Patent number: 6975654Abstract: The invention provides, for an IEEE 1394 network wherein a plurality of IEEE 1394 serial buses are connected to each other by means of a bridge, a synchronization method between the buses wherein an existing 1394 apparatus operates even if it is connected to one of the buses and a band resource of the bus is not consumed. As a network cycle master which functions as a reference clock source of an entire network, an arbitrary one portal is selected. In each bus to which the network cycle master is not connected, a portal which has the least node hop number to the network cycle master is selected as a local cycle master. The other portals which are not selected are all set as a dependent portal. The network cycle master and the dependent portals transmit a synchronizing signal to the other portals in the same bridge.Type: GrantFiled: April 17, 2000Date of Patent: December 13, 2005Assignee: NEC CorporationInventor: Wataru Domon
-
Patent number: 6973063Abstract: In a communications system such as a wireless code division multiple access (CDMA) communications system, an interference-compensated information symbol is generated from a source information symbol based on knowledge of an information symbol and a first code used to generate a first coded signal. The first coded signal and a second coded signal representing the interference-compensated information symbol encoded according to a second code are then concurrently transmitted. In one embodiment, a composite signal is generated from at least one information symbol according to at least one code from a first group of codes of a set of quasi-orthogonal codes. An interference-compensated information symbol is then generated from a source information symbol, the composite signal and a code from a second group of codes of the set of quasi-orthogonal codes.Type: GrantFiled: March 21, 2000Date of Patent: December 6, 2005Assignee: Ericsson, Inc.Inventor: Essam Sourour
-
Patent number: 6961341Abstract: The adaptive bandwidth throttling system implements a graceful diminution of services to the clients by delaying a first class of services provided by a network server in response to the effective bandwidth utilized by this network server exceeding a first threshold. If the demand for the bandwidth by this network server exceeds a second threshold, the bandwidth throttling system escalates the throttling response and blocks the first class of services from execution and can also concurrently delay execution of a second class of services. The implementation of the throttling process can be varied, to include additional levels of response or finer gradations of the response, to include subsets of a class of services. In addition, the threshold levels of bandwidth used to trigger the throttling response can be selected as desired by the system administrator.Type: GrantFiled: March 7, 2001Date of Patent: November 1, 2005Assignee: Microsoft CorporationInventor: Murali R. Krishnan
-
Patent number: 6961316Abstract: In a mobile communication system having a plurality of radio packet channels of different transmission rate with each other between a base station and a mobile station, undesirable interference to adjacent cells of adjacent base stations is decreased. Signal quality of a receive signal at a mobile station is measured, and the better said signal quality is, the higher packet channel is assigned. Thus, although signal quality is poor because of long distance between a base station and a mobile station, no increase of transmission power of a base station is requested. Thus, interference to adjacent cells is decreased. When high rate packet channel is selected, short packet transmission time may be assigned so that amount of data transmission is kept uniform in spite of said signal quality.Type: GrantFiled: January 16, 2001Date of Patent: November 1, 2005Assignee: DDI CorporationInventors: Akira Yamaguchi, Yoshio Takeuchi
-
Patent number: 6944119Abstract: Synchronization symbol insertion section 102: inserts a synchronization symbol into a signal digital-modulated by modulation section 101. 0 symbol insertion section 103 inserts a 0 symbol into the signal with the synchronization symbol inserted. The signal with the synchronization symbol and 0 symbol inserted in this way is sent to IFFT section 104 to be subjected to an IFFT calculation. Then, guard interval insertion section 105 inserts a guard interval into the IFFT transformed signal waveform. Then, the signal with the guard interval inserted in this way is D/A-converted by D/A converter 106. The D/A-converted signal is subjected to normal radio transmission processing and then transmitted.Type: GrantFiled: April 14, 2000Date of Patent: September 13, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroaki Sudo, Kimihiko Ishikawa
-
Patent number: 6944169Abstract: A network system comprises a network of data sources interconnecting plural clients by way plural network devices. A data server achieves flexibility in its use of network resources by altering the attributes of one or more network devices along the communication channels between the data server and the plural clients. This is accomplished during the normal course of data transmissions to the plural clients, thus providing real time control over the network device attribute. The invention is particularly useful in data servers, such as a video server system, in which data transmissions are characterized by a long sequence of data packets.Type: GrantFiled: March 1, 2000Date of Patent: September 13, 2005Assignee: Hitachi America, Ltd.Inventors: Satoshi Yoshizawa, Kenichi Otsuki
-
Patent number: 6917613Abstract: A method of delivering data and real-time media from a first mobile terminal to a second mobile terminal when the data is transferred through a packet-switched network, and the real-time media is transferred through a circuit-switched network. The real-time media is passed from the first mobile terminal to the second mobile terminal in a circuit-switched call, and the data is passed in a packet-switched data session. The second mobile terminal associates the circuit-switched call with the data session using binding information, such as an identifier of the first mobile terminal, passed to the second mobile terminal from the first mobile terminal. The real-time media and the data are then presented simultaneously to a user of the second mobile terminal.Type: GrantFiled: November 14, 2000Date of Patent: July 12, 2005Assignee: Telefonaktiebolaget L M Ericsson (publ)Inventors: Akilan Tiburtius, Zeng-Jun Xiang, Hanz Hager
-
Patent number: 6917614Abstract: A two-way cable network offering high-speed broadband communications delivered via virtual private networks over a multi-channel shared media system. Bi-directional transmission of packet to ATM cell based communications is established between a head end communication controller and a number of subscriber terminal units, whereby individual cells are prioritized and routed according to a virtual connection. Virtual connections are organized to support multiple virtual private networks in a shared media CATV system. The virtual private network to which a particular STU belongs is user selectable and has the flexibility of handling multi up/downstream channels with different MAC domains. The present invention can also handle non-ATM MAC domains via the same common ATM switch. To overcome the limited number of addresses inherent to common ATM switches, a mapping/remapping function is implemented in the port cards. Furthermore, downstream as well as upstream traffic are filtered at each STU.Type: GrantFiled: September 17, 1999Date of Patent: July 12, 2005Assignee: Arris International, Inc.Inventors: Mark E. Laubach, Sanford L. Helton, Alireza Raissinia, Paul A. Gordon, Malay M. Thaker, Kathleen M. Nichols
-
Patent number: 6882636Abstract: An apparatus and method for encoding/decoding a transport format combination indicator (TFCI) in a CDMA mobile communication system. In the TFCI encoding apparatus, a one-bit generator generates a sequence having the same symbols. A basis orthogonal sequence generator generates a plurality of basis orthogonal sequences. A basis mask sequence generator generates a plurality of basis mask sequences.Type: GrantFiled: July 6, 2000Date of Patent: April 19, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Yoel Kim, Hee-Won Kang
-
Patent number: 6850535Abstract: The present invention discloses a system for buffering the outputs of peripheral devices operating in UTOPIA protocol to allow devices on separate circuit boards connected through long buses, such as backplanes, to communicate with the system controller. Address detection logic stores the peripheral device address and compares it to the UTOPIA bus address signal. When the correct address is recognized in a first clock cycle, a flip flop stores the information for the next cycle. A second flip flop stores the state of the read enable signal. An AND gate detects when the correct address was found and the read enable was de-asserted during the first clock cycle and the read enable and read cell available signals are positive during the current clock cycle and provides a high signal to a third flip flop. On a third clock cycle the third flip flop enables the outputs of a data buffer which then drives the peripheral device data signals on to the read data bus.Type: GrantFiled: November 9, 2000Date of Patent: February 1, 2005Assignee: Sprint Communications Company L.P.Inventors: Earl Goodrich, II, Christopher M. Tumas