Patents Examined by Seahvosh J Nikmanesh
-
Patent number: 8338290Abstract: A method for fabricating a semiconductor device includes: (a) forming an interlayer insulating film on a substrate; (b) forming an interconnect in the interlayer insulating film; (c) applying an organic solution to an upper surface of the interconnect and an upper surface of the interlayer insulating film; (d) after (c), applying a silylating solution to the upper surface of the interconnect and the upper surface of the interlayer insulating film; (e) after (d), heating the substrate; and (f) forming a first liner insulating film at least on the upper surface of the interconnect.Type: GrantFiled: June 17, 2011Date of Patent: December 25, 2012Assignee: Panasonic CorporationInventor: Yasunori Morinaga
-
Patent number: 8310014Abstract: Field effect transistors, methods of fabricating a carbon insulating layer using molecular beam epitaxy and methods of fabricating a field effect transistor using the same are provided, the methods of fabricating the carbon insulating layer include maintaining a substrate disposed in a molecular beam epitaxy chamber at a temperature in a range of about 300° C. to about 500° C. and maintaining the chamber in vacuum of 10?11 Torr or less prior to performing an epitaxy process, and supplying a carbon source to the chamber to form a carbon insulating layer on the substrate. The carbon insulating layer is formed of diamond-like carbon and tetrahedral amorphous carbon.Type: GrantFiled: October 27, 2011Date of Patent: November 13, 2012Assignees: Samsung Electronics Co., Ltd., The Board of Trustees of the Leland Stanford Junior UniversityInventors: David Seo, Jai-kwang Shin, Sun-ae Seo
-
Patent number: 8039352Abstract: A method for fabricating a potential barrier for a nitrogen-face (N-face) nitride-based electronic device, comprising using a thickness and polarization induced electric field of a III-nitride interlayer, positioned between a first III-nitride layer and a second III-nitride layer, to shift, e.g., raise or lower, the first III-nitride layer's energy band with respect to the second III-nitride layer's energy band by a pre-determined amount. The first III-nitride layer and second III-nitride layer each have a higher or lower polarization coefficient than the III-nitride interlayer's polarization coefficient.Type: GrantFiled: May 27, 2008Date of Patent: October 18, 2011Assignee: The Regents of the University of CaliforniaInventors: Umesh K. Mishra, Tomas A. Palacios Gutierrez, Man-Hoi Wong
-
Patent number: 8039286Abstract: A method for fabricating an optical device includes providing a semiconductor substrate having an element region and a peripheral region. The element region has an element array comprised of semiconductor elements formed therein. The peripheral region has at least a bonding pad electrically connected to the element array. A dielectric layer with an opening exposing the bonding pad is formed over the semiconductor substrate. A filter array and a planarizing layer are sequentially formed on the dielectric layer, and an organic layer is filled into the opening. An inorganic layer is formed on the planarizing layer and covers the organic layer. A portion of the inorganic layer and the organic layer are sequentially removed until the bonding pad is exposed. The organic layer protects the bonding pad from corrosion during the step removing the inorganic layer, and thus the fabrication yield is improved.Type: GrantFiled: August 19, 2009Date of Patent: October 18, 2011Assignee: United Microelectronics Corp.Inventor: Ching-Hung Kao
-
Patent number: 8026147Abstract: Provided is a method of fabricating a semiconductor microstructure, the method including forming a lower material layer on a semiconductor substrate, the lower material layer including a nitride of a Group III-element; forming a mold material layer on the lower material layer; forming an etching mask on the mold material layer, the etching mask being for forming a structure in the mold material layer; anisotropic-etching the mold material layer and the lower material layer by using the etching mask; and isotropic-etching the mold material layer and the lower material layer.Type: GrantFiled: August 13, 2010Date of Patent: September 27, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yongsoon Choi, Kyung-moon Byun, Eunkee Hong, Eun-kyung Baek
-
Patent number: 8012816Abstract: A quantum well is formed for a deep well III-V semiconductor device using double pass patterning. In one example, the well is formed by forming a first photolithography pattern over terminals on a material stack, etching a well between the terminals using the first photolithography patterning, removing the first photolithography pattern, forming a second photolithography pattern over the terminals and at least a portion of the well, deepening the well between the terminals by etching using the second photolithography pattern, removing the second photolithography pattern, and finishing the terminals and the well to form a device on the material stack.Type: GrantFiled: December 31, 2008Date of Patent: September 6, 2011Assignee: Intel CorporationInventors: Marko Radosavljevic, Benjamin Chu-Kung, Mantu K. Hudait, Ravi Pillarisetty
-
Patent number: 8012837Abstract: A method of manufacturing a semiconductor device capable of realizing a high yield of a large-scale semiconductor device even when a silicon carbide semiconductor including a defect is used is provided. The method of manufacturing a semiconductor device includes: a step of epitaxially growing a silicon carbide semiconductor layer on a silicon carbide semiconductor substrate; a step of polishing a surface of the silicon carbide semiconductor layer; a step of ion-implanting impurities into the silicon carbide semiconductor layer after the step of polishing; a step of performing heat treatment to activate the impurities; a step of forming a first thermal oxide film on the surface of the silicon carbide semiconductor layer after the step of performing heat treatment; a step of chemically removing the first thermal oxide film; and a step of forming an electrode layer on the silicon carbide semiconductor film.Type: GrantFiled: March 3, 2010Date of Patent: September 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Johji Nishio, Chiharu Ota, Takuma Suzuki, Hiroshi Kono, Makoto Mizukami, Takashi Shinohe
-
Patent number: 8003544Abstract: A method of manufacturing a semiconductor device according to an embodiment includes processing a second film 14 formed on a semiconductor substrate to a pattern including a plurality of linear parts and end portions formed in an end of each of the linear parts, having a width wider than the linear parts, forming a first pattern 16 by slimming the pattern, forming a second pattern including a first opening 180 that traverses the end portion 141a of the first pattern 16, etching the second film 14 exposed in the first opening 180, and dividing the end portion 141a into a first end portion 142a close to the linear part 140a and a second end portion 143a apart from the linear part 140a.Type: GrantFiled: September 14, 2010Date of Patent: August 23, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Sato, Keisuke Kikutani
-
Patent number: 8003472Abstract: When transistors having different gate lengths are formed on one substrate and an ESD structure is applied to at least a transistor having longer gate length, a method including: depositing a gate insulating film and a gate electrode material layer on the substrate; forming a first gate electrode having a longer gate length in a first region; forming a first insulating film on a whole surface; forming a second gate electrode including the first insulating film and having a shorter gate length in a second region; forming a second insulating film on a whole surface; forming second sidewalls made of the second insulating film on sidewalls of the second gate electrode; forming first sidewalls made of the first and second insulating films on sidewalls of the first gate electrode; forming a selectively epitaxially grown layer on at least exposed substrate of the first region and implanting ions into the substrate via the selectively epitaxially grown layer, thereby forming an ESD structure.Type: GrantFiled: August 13, 2010Date of Patent: August 23, 2011Assignee: Elpida Memory, Inc.Inventor: Shinya Iwasa
-
Patent number: 7998837Abstract: A method for fabricating a semiconductor device using optical proximity correction to form high integrated cell patterns that are less prone to bridge defects. The method includes: obtaining a target layout of cell patterns, which form rows in a cell region, and peripheral patterns of a peripheral region; forming oblique patterns, which are alternately overlapped in the rows of the cell patterns, and a reverse pattern of the peripheral patterns; attaching spacers to sidewalls of the oblique patterns and the reverse pattern; forming first burying patterns between the oblique patterns and a second burying pattern around the reverse pattern by filling gaps between the spacers; and forming the cell patterns by cutting and dividing the middle portions of the oblique patterns and the first burying patterns, and setting the peripheral pattern with the second burying pattern by removing the reverse pattern.Type: GrantFiled: June 23, 2010Date of Patent: August 16, 2011Assignee: Hynix Semiconductor Inc.Inventor: Chun Soo Kang
-
Patent number: 7993418Abstract: Provided is a solid electrolytic capacitor including a capacitor element with a positive polarity; an anode wire of which one side is inserted into the capacitor element and the other side projects outward from the capacitor element; a cathode extraction layer formed on the capacitor element; a plurality of conductive bumps formed on the cathode extraction layer; an anode lead frame fixed to the side of the capacitor element, where the anode wire projects outward, and having an insertion portion into which the projecting end of the anode wire is inserted; a molding portion formed to surround the capacitor element and exposing the projecting end of the anode wire, the outer surface of the anode lead frame, and ends of the conductive bumps; an anode lead terminal provided on the molding portion so as to be electrically connected to the exposed end of the anode wire and the anode lead frame; and a cathode lead terminal provided on the molding portion so as to be electrically connected to the exposed ends of theType: GrantFiled: January 19, 2010Date of Patent: August 9, 2011Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Hee Sung Choi, Seoung Jae Lee, Yeoung Jin Lee, Sung Han Won, Ha Yong Jung, Hyun Ho Shin, Jung Tae Park, Jae Youn Jeong
-
Patent number: 7994501Abstract: Embodiments of the present invention provide a system that electronically aligns mini-bars on different semiconductor chips which are situated face-to-face to facilitate communication between the semiconductor chips through capacitive coupling. During operation, the system selects a group of transmitter mini-bars on the first chip to form a transmitter bit position and selects a group of receiver mini-bars on the second chip to form a receiver bit position. The system then associates transmitter bit positions on the first chip with proximate receiver bit positions on the second chip. In this way, the system allows data signals transmitted by the mini-bars within a transmitter bit position on the first chip to be collectively received by the mini-bars within an associated receiver bit position on the second chip.Type: GrantFiled: May 2, 2008Date of Patent: August 9, 2011Assignee: Oracle America, Inc.Inventors: Robert J. Drost, Ivan E. Sutherland, William S. Coates
-
Patent number: 7989244Abstract: Provided is a method of manufacturing a nitride-based semiconductor light-emitting device having increased efficiency and increased output properties. The method may include forming a sacrificial layer having a wet etching property on a substrate, forming a protective layer on the sacrificial layer, protecting the sacrificial layer in a reaction gas atmosphere for crystal growth, and facilitating epitaxial growth of a semiconductor layer to be formed on the protective layer, forming a semiconductor device including an n-type semiconductor layer, an active layer, and a p-type semiconductor layer on the protective layer, and removing the substrate from the semiconductor device by wet etching the sacrificial layer.Type: GrantFiled: May 23, 2007Date of Patent: August 2, 2011Assignee: Samsung LED Co., Ltd.Inventors: Kyoung-kook Kim, Kwang-ki Choi, June-o Song, Suk-ho Yoon, Kwang-hyeon Baik, Hyun-soo Kim
-
Patent number: 7985617Abstract: Some embodiments include methods in which microwave radiation is used to activate dopant and/or increase crystallinity of semiconductor material during formation of a semiconductor construction. In some embodiments, the microwave radiation has a frequency of about 5.8 gigahertz, and a temperature of the semiconductor construction does not exceed about 500° C. during the exposure to the microwave radiation.Type: GrantFiled: September 11, 2008Date of Patent: July 26, 2011Assignee: Micron Technology, Inc.Inventors: John Smythe, Bhaskar Srinivasan, Ming Zhang
-
Patent number: 7981756Abstract: A process of forming a semiconductive capacitor device for a memory circuit includes forming a first capacitor cell recess and a second capacitor cell recess that are spaced apart by a capacitor cell boundary of a first height. The process includes lowering the first height of the capacitor cell boundary to a second height. A common plate capacitor bridges between the first recess and the second recess over the boundary above the second height and below the first height.Type: GrantFiled: December 22, 2008Date of Patent: July 19, 2011Assignee: Intel CorporationInventors: Nick Lindert, Brian Doyle, Dinesh Somasekhar, Christopher J. Jezewski, Swaminathan Sivakumar, Kevin Zhang, Stephen Wu
-
Patent number: 7981740Abstract: When forming transistor elements on the basis of sophisticated high-k metal gate structures, the efficiency of a replacement gate approach may be enhanced by more efficiently adjusting the gate height of transistors of different conductivity type when the dielectric cap layers of transistors may have experienced a different process history and may thus require a subsequent adaptation of the final cap layer thickness in one type of the transistors. For this purpose, a hard mask material may be used during a process sequence for forming offset spacer elements in one gate electrode structure while covering another gate electrode structure.Type: GrantFiled: June 23, 2010Date of Patent: July 19, 2011Assignee: GLOBALFOUNDRIES Inc.Inventors: Markus Lenski, Kerstin Ruttloff, Martin Mazur, Frank Seliger, Ralf Otterbach
-
Patent number: 7981778Abstract: Embodiments of the present invention provide a method for converting a doped amorphous silicon layer deposited onto a crystalline silicon substrate into crystalline silicon having the same grain structure and crystal orientation as the underlying crystalline silicon substrate upon which the amorphous silicon was initially deposited. Additional embodiments of the present invention provide depositing a dielectric passivation layer onto the amorphous silicon layer prior to the conversion. A temperature gradient is provided at a temperature and for a time period sufficient to provide a desired p-n junction depth and dopant profile.Type: GrantFiled: July 22, 2009Date of Patent: July 19, 2011Assignee: Applied Materials, Inc.Inventors: Virendra V. Rana, Robert Z. Bachrach
-
Patent number: 7976587Abstract: The invention is directed to a carbon composition produced from a carbon precursor, a carbon precursor modifier, and an additive, wherein a mixture of the recited components is formed, the carbon precursor is cured, the resulting mixture carbonized to produce a porous carbon composition. Also disclosed are methods for preparing the carbon composition and for using the carbon composition to fabricate electrodes and electric double layer capacitors comprising the carbon composition.Type: GrantFiled: October 31, 2007Date of Patent: July 12, 2011Assignee: Corning IncorporatedInventors: Kishor Purushottam Gadkaree, Joseph Frank Mach
-
Patent number: 7977192Abstract: A fabrication method of a trenched metal-oxide-semiconductor device is provided. Firstly, an epitaxial layer is formed on a substrate. Then, a plurality of gate trenches is formed in the epitaxial layer. Afterward, a spacer is formed on the sidewall of the trench gates. The spacer is utilized as a mask to selectively implant oxygen ion into the bottom of the gate trenches so as to form a bottom oxide layer on the bottom of the gate trenches to reduce capacitance between gate and drain.Type: GrantFiled: August 19, 2009Date of Patent: July 12, 2011Assignee: Niko Semiconductor Co., Ltd.Inventor: Chun Ying Yeh
-
Patent number: 7977153Abstract: Nonvolatile memory elements are provided that have resistive switching metal oxides. The nonvolatile memory elements may be formed from resistive-switching metal oxide layers. Metal oxide layers may be formed using sputter deposition at relatively low sputtering powers, relatively low duty cycles, and relatively high sputtering gas pressures. Dopants may be incorporated into a base oxide layer at an atomic concentration that is less than the solubility limit of the dopant in the base oxide. At least one oxidation state of the metal in the base oxide is preferably different than at least one oxidation state of the dopant. The ionic radius of the dopant and the ionic radius of the metal may be selected to be close to each other. Annealing and oxidation operations may be performed on the resistive switching metal oxides. Bistable metal oxides with relatively large resistivities and large high-state-to-low state resistivity ratios may be produced.Type: GrantFiled: December 14, 2010Date of Patent: July 12, 2011Assignee: Intermolecular, Inc.Inventors: Pragati Kumar, Sandra G. Malhotra, Sean Barstow, Tony Chiang