Patents Examined by Sung Cho
-
Patent number: 9305615Abstract: A semiconductor device includes a data output circuit suitable for transferring an output data to an external data line during a data output operation, and a controller suitable for generating control signals for controlling the data output circuit during the data output operation, wherein the data output circuit senses a variation and transfers the output data to the external data line based on the sensing result.Type: GrantFiled: March 5, 2014Date of Patent: April 5, 2016Assignee: SK Hynix Inc.Inventor: Jin Yong Seong
-
Patent number: 9299746Abstract: The present disclosure provides a memory cell that includes a resistive memory element disposed between a first conductor and a second conductor, the first conductor and the second conductor configured to activate the resistive memory element. The memory cell also includes a backward diode disposed in series with the memory element between the memory element and either the first conductor or the second conductor.Type: GrantFiled: October 12, 2011Date of Patent: March 29, 2016Assignee: Hewlett-Packard Enterprise Development LPInventors: Gilberto M. Ribeiro, Janice H. Nickel
-
Patent number: 9293225Abstract: Semiconductor device includes a first data input/output (I/O) portion suitable for storing data inputted thereto through a first pad in a first cell block in synchronization with a test data strobe signal or a first data strobe signal and suitable for outputting the data stored in the first cell block to the first pad, a second data I/O portion suitable for storing data inputted thereto through a second pad in a second cell block in synchronization with the test data strobe signal or a second data strobe signal and suitable for outputting the data stored in the second cell block to the second pad, and a connection portion suitable for electrically connecting the first and second pads to each other in a test mode. Related semiconductor systems are also provided.Type: GrantFiled: February 11, 2014Date of Patent: March 22, 2016Assignee: SK Hynix Inc.Inventor: Byung Deuk Jeon
-
Patent number: 9274007Abstract: A semiconductor device that may include at least one temperature sensing circuit is disclosed. The temperature sensing circuits may be used to control various operating parameters to improve the operation of the semiconductor device over a wide temperature range. In this way, operating specifications of a semiconductor device at worst case temperatures may be met without compromising performance at other operating temperatures. The temperature sensing circuit may provide a plurality of temperature ranges for setting the operational parameters. Each temperature range can include a temperature range upper limit value and a temperature range lower limit value and adjacent temperature ranges may overlap. The temperature ranges may be set in accordance with a count value that can incrementally change in response to the at least one temperature sensing circuit.Type: GrantFiled: April 30, 2014Date of Patent: March 1, 2016Inventor: Darryl G. Walker
-
Patent number: 9275725Abstract: A memory device includes a memory cell, a sensing circuit connected to sense data stored in a memory cell and to connect the memory cell by first and second paths separate from one another A sample and hold circuit connected between the memory cell and the sensing circuit may separate a period during which voltages of the first and second paths are developed by the data stored in the memory cell from a period during which the sensing circuit senses the data stored in the memory cell by detecting the developed voltages of the first and second paths.Type: GrantFiled: March 3, 2014Date of Patent: March 1, 2016Assignee: Samsung Electronics Co., Ltd.Inventor: Alexander Stepanov
-
Patent number: 9275751Abstract: A programming method includes a first program loop applying first and second pulses to a selected word line and thereafter determining a threshold voltage for the selected memory cell in relation to first and second verification voltages. Then, upon determining that the threshold voltage is lower than the first verification voltage, performing the second program loop by applying the first pulse to the selected word line, or upon determining that the threshold voltage is higher than the first verification voltage and lower than the second verification voltage, performing the second program loop by applying the second pulse to the selected word line.Type: GrantFiled: September 3, 2014Date of Patent: March 1, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Wookghee Hahn, Doohyun Kim, Changyeon Yu
-
Patent number: 9269416Abstract: A counter that can include a plurality of count stages is disclosed. Each count stage includes a ferroelectric capacitor characterized by first and second polarization states, a variable impedance element, reset and count ports and a detector. The variable impedance element has an impedance between first and second switch terminals that is determined by a signal on a control terminal, the ferroelectric capacitor being connected between the control terminal and the first switch terminal. A reset signal coupled to the control terminal causes the ferroelectric capacitor to be polarized in the first polarization state. The count port is configured to receive pulses to be counted, the count port being connected to the first switch terminal by a conductive load. The detector generates a count complete signal if a potential on the first terminal exceeds a threshold value while the count port is receiving one of the pulses.Type: GrantFiled: January 21, 2014Date of Patent: February 23, 2016Assignee: Radiant Technologies, Inc.Inventor: Joseph T. Evans, Jr.
-
Patent number: 9263122Abstract: A circuit includes a first inverter, a second inverter, a first auxiliary branch and a second auxiliary branch. The first and second inverters are cross-coupled to form a first storage node and a second storage node. The first auxiliary branch is coupled to the first storage node and configured to assist the first inverter in holding data based on data stored at the second storage node during a read operation, and assist the first inverter in flipping data based on data to be written to the first storage node during a write operation. The second auxiliary branch is coupled to the second storage node and configured to assist the second inverter in holding data based on data stored in the first storage node during the read operation, and assist the second inverter in flipping data based on data to be written to the second storage node during the write operation.Type: GrantFiled: October 21, 2013Date of Patent: February 16, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chen-Lin Yang, Ming-Chien Tsai, Chung-Yi Wu, Cheng Hung Lee
-
Patent number: 9263115Abstract: A method includes measuring a first pulse width of a resistance variable memory cell coupled between a first terminal and a second terminal, the first pulse width including a period from starting a first data writing of the resistance variable memory cell by applying a voltage between the first and second terminals to ending the first data writing of the resistance variable memory cell, and measuring a second pulse width of the resistance variable memory cell coupled between the first and the second terminal. The method includes setting longer one of the first and second pulse widths in a first storage area as a pulse width to be used in program.Type: GrantFiled: September 3, 2014Date of Patent: February 16, 2016Assignee: Micron Technology, Inc.Inventor: Kazuhiko Kajigaya
-
Patent number: 9251887Abstract: A static random access memory system includes a static random access memory, a multiplexer, an input buffer, an output buffer, and a shifter. The input buffer writes write data stored in the input buffer to addresses of the static random access memory corresponding to a write address signal according to a write command. The output buffer reads read data of addresses of the static random access memory corresponding to a read address signal according to a read command. The multiplexer transmits the write address signal and the read address signal to the static random access memory, and generates the write command and the read command. The shifter shifts the write command to an operation clock behind the read command when the write command and the read command exist simultaneously.Type: GrantFiled: August 22, 2013Date of Patent: February 2, 2016Assignee: Etron Technology, Inc.Inventor: Chien-Chou Chen
-
Patent number: 9245615Abstract: A boost system for dual-port SRAM includes a comparator and a boost circuit. The comparator is configured to compare a first row address of a first port and a second row address of a second port, and output a first enable signal. The boost circuit is configured to boost a voltage difference between a first voltage source and a second voltage source according to the first enable signal.Type: GrantFiled: March 19, 2014Date of Patent: January 26, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ching-Wei Wu, He-Zhou Wan, Ming-En Bu, Xiuli Yang, Cheng Hung Lee, Mu-Jen Huang
-
Patent number: 9245602Abstract: A memory device with word-line voltage boosting includes a set of first switches that are operable to couple a word-line of the memory device to a supply voltage to pull the word-line up to a rail voltage. A dummy line including a conductive route can be disposed in a vicinity of the word-line to form a parasitic coupling capacitance with the word-line. A second switch is operable to couple the dummy line to the supply voltage to pull the dummy line to the rail voltage. Pulling up the dummy line boosts the word-line voltage above the rail voltage by a boost voltage.Type: GrantFiled: January 21, 2014Date of Patent: January 26, 2016Assignee: Broadcom CorporationInventor: Sachin Joshi
-
Patent number: 9246100Abstract: The present disclosure includes memory cell array structures and methods of forming the same. One such array includes a stack structure comprising a memory cell between a first conductive material and a second conductive material. The memory cell can include a select element and a memory element. The array can also include an electrically inactive stack structure located at an edge of the stack structure.Type: GrantFiled: July 24, 2013Date of Patent: January 26, 2016Assignee: Micron Technology, Inc.Inventors: Marcello Ravasio, Samuele Sciarrillo, Roberto Somaschini, Gabriel L. Donadio
-
Patent number: 9245603Abstract: An integrated circuit and an operating method for the same are provided. The integrated circuit comprises a stacked structure and a conductive structure. The stacked structure comprises a conductive strip. The conductive structure is disposed above the stacked structure and electrically connected to the conductive strip. The conductive structure and the conductive strip have various gap distances between corresponding points of different pairs according to a basic axis.Type: GrantFiled: October 21, 2013Date of Patent: January 26, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Yen-Hao Shih, Chih-Chang Hsieh, Chih-Wei Hu
-
Patent number: 9240232Abstract: A subsystem configured to write data to a static random access memory cell employs a single N-channel MOS device connected to ground in each leg of the bi-stable memory cell to overdrive the stored data. The subsystem implements the dual control required to effect matrix operation of the SRAM cell in the gate circuit of the single N-channel MOS device in the drive path. Specifically, the column select signal controls a semiconductor junction that interrupts the data connection to the gate. In this manner, the column select control is removed from the drive path, thus increasing drive strength. Further, a second semiconductor junction connects the gate of the single NMOS device in the drive path when the gate signal is interrupted.Type: GrantFiled: January 14, 2014Date of Patent: January 19, 2016Assignee: NVIDIA CorporationInventors: Eugene Wang, Gavin Chen, Demi Shen
-
Patent number: 9224495Abstract: The inventive concept relates to a nonvolatile memory device and a method of detecting a defective word line. The method includes executing a defective word line detection operation using a program/erase voltage applied to a selected word line, wherein the defective word line detection operation determines whether or not the selected word line is defective in relation to respective word line voltage responses for the first and second segments during execution of the program/erase operation.Type: GrantFiled: September 3, 2014Date of Patent: December 29, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Kil Jung, Daeseok Byeon
-
Patent number: 9224437Abstract: A single-ended input sense amplifier uses a pass device to couple the input local bit-line to a global bit-line evaluation node. The sense amplifier also includes a pair of cross-coupled inverters, a first inverter of which has an input that coupled directly to the global bit-line evaluation node. The output of the second inverter is selectively coupled to the global bit-line evaluation node in response to a control signal, so that when the pass device is active, the local bit line charges or discharges the global bit-line evaluation node without being affected substantially by a state of the output of the second inverter. When the control signal is in the other state, the cross-coupled inverter forms a latch. An internal output control circuit of the second inverter interrupts the feedback provided by the second inverter in response to the control signal.Type: GrantFiled: October 31, 2013Date of Patent: December 29, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: John E. Barth, Jr., Abraham Mathews, Donald W. Plass, Kenneth J. Reyer
-
Patent number: 9214238Abstract: A semiconductor memory device includes first to fourth memory cells that are stacked above a semiconductor substrate, first to fourth word lines that are connected to gates of the first to fourth memory cells, respectively, and a row decoder that applies voltages to the first to fourth word lines. The row decoder applies a first programming voltage to the first word line during a write operation performed on the first memory cell, applies the first programming voltage to the second word line during a write operation performed on the second memory cell, applies a second programming voltage to the third word line during a write operation performed on the third memory cell, and applies the second programming voltage to the fourth word line during a write operation performed on the fourth memory cell. The second programming voltage is higher than the first programming voltage.Type: GrantFiled: September 2, 2014Date of Patent: December 15, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takuya Futatsuyama, Masanobu Shirakawa, Kenichi Abe
-
Patent number: 9196326Abstract: A semiconductor memory apparatus may include a program voltage generation block configured to generate a program voltage in response to program codes; a precharge voltage generation block configured to generate a precharge voltage in response to the program codes and addresses; and a main bit line configured to be applied with the program voltage and the precharge voltage.Type: GrantFiled: April 10, 2014Date of Patent: November 24, 2015Assignee: SK Hynix Inc.Inventors: Jung Hyuk Yoon, Jung Mi Tak
-
Patent number: 9194754Abstract: A semiconductor device that may include at least one temperature sensing circuit is disclosed. The temperature sensing circuits may be used to control various operating parameters to improve the operation of the semiconductor device over a wide temperature range. In this way, operating specifications of a semiconductor device at worst case temperatures may be met without compromising performance at other operating temperatures. The temperature sensing circuit may provide a plurality of temperature ranges for setting the operational parameters. Each temperature range can include a temperature range upper limit value and a temperature range lower limit value and adjacent temperature ranges may overlap. The temperature ranges may be set in accordance with a count value that can incrementally change in response to the at least one temperature sensing circuit.Type: GrantFiled: April 30, 2014Date of Patent: November 24, 2015Inventor: Darryl G. Walker